No abstract

Cellular multicarrier transmitters for communication infrastructure require both high linearity and large bandwidth (BW) at GHz frequencies. The combination of multicarrier GSM, WCDMA and LTE typically requires IMD<-80dBc and SFDR>80dBc in a large transmit bandwidth of 300MHz and at an output frequency of up to 3.5GHz and beyond. Current-Steering (CS) Nyquist DACs have large BW, but their linearity drops for increasing output frequencies [1]. A separate mixer is therefore needed to generate an RF signal with high linearity. A Mixing-DAC integrates the function of the mixer and DAC together. Using a Mixing-DAC can result in different architecture trade-offs which potentially enable a reduction of the cost and power consumption, while improving the linearity at high frequencies. The state-of-the-art Mixing-DACs attain linearity by means of ΔΣ modulation [2,3] or low sample rate [4], but this results in a limited BW and does not result in a linearity better than IMD=-71dBc. Even a GaAs implementation [5] only achieves IMD=-70dBc while consuming 1.2W.

This research work proposes new concepts of flexibility and self-correction for current-steering digital-to-analog converters (DACs) which allow the attainment of broad functional and performance specifications, high linearity, and reduced dependence on the fabrication processes.This work analytically investigates the DAC linearity with respect to the accuracy of the DAC unit elements. The main novelty of the proposed approach is in the application of the Brownian Bridge (BB) process to precisely describe the DAC Integrated-Non-Linearity (INL). The achieved results fill a gap in the general understanding of the most quoted DAC specification-the INL.Further, this work introduces a classification of the highly diverse current-steering DAC correction methods. The classification automatically points to methods that do not exist yet in the open literature (gaps). Based on the clues of the common properties and identified common techniques in the introduced classification, this work then proposes exemplary solutions to fill in the identified gaps.Further, this work systematically analyses self-calibration correction methods for the DAC mismatch errors. Their components are analyzed as three building blocks: self-measurement, error processing algorithm and self-correction block. This work systemizes their alternative implementations and the associated tradeoffs. The findings are compared to the available solutions in the literature. The efficient calibration of the DAC binary currents is identified as an important missing method. This work proposes a new methodology for correcting the mismatch errors of both the nominally identical unary and the scaled binary DAC currents.Further, this work proposes a new concept for DAC flexibility. This concept is realized in a new flexible DAC architecture. The architecture is based on a modular design approach that uses parallel sub-DAC units to realize flexible design, flexible functionality and flexible performance. The parallel sub-DAC units form a mixedsignal platform that is capable of many DAC correction methods, including calibration, error mapping, data reshuffling, and harmonic distortion cancellation.This work presents the implementation and measurement results of three DAC test-chip implementations in 250 nm, 180 nm, and 40 nm standard CMOS IC technologies. The test-chips are used as a tool to practically investigate, validate, and demonstrate two main concepts of this book: self-calibration and flexibility.Particularly, the 180 nm test-chip is the first reported DAC implementation that calibrates the errors of all its current sources and features flexibility, as suggested in this work. The calibration of all current sources makes the DAC accuracy independent of the tolerances of the manufacturing process. The overall DAC accuracy depends on a single design parameter-the correction step. The third test-chip is the first reported DAC implementation in 40 nm CMOS process. A 12 bit DAC core in this test-chip occupies only 0.05 mm 2 of silicon area, which is the smallest repo...

No abstract

No abstract

No abstract

No abstract

No abstract