2016
DOI: 10.1109/jssc.2016.2543703
|View full text |Cite
|
Sign up to set email alerts
|

A Wideband RF Mixing-DAC Achieving IMD < -82 dBc Up to 1.9 GHz

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
20
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 40 publications
(20 citation statements)
references
References 13 publications
0
20
0
Order By: Relevance
“…3 a Mixing logic operation by XNOR-gating the input bit and the clock, b bipolar pulse amplitude modulation (PAM) to generate the RF DAC frequency response, and c simplified equivalent circuit at each clock phase and hence the total output impedance is always constant and it does not contribute to the linearity degradation. This can be also observed from (2) where the output voltage is a linear function of the input code and there is no codedependent load variation which was a limiting factor in current steering DACs.…”
Section: Transfer Functionmentioning
confidence: 74%
See 1 more Smart Citation
“…3 a Mixing logic operation by XNOR-gating the input bit and the clock, b bipolar pulse amplitude modulation (PAM) to generate the RF DAC frequency response, and c simplified equivalent circuit at each clock phase and hence the total output impedance is always constant and it does not contribute to the linearity degradation. This can be also observed from (2) where the output voltage is a linear function of the input code and there is no codedependent load variation which was a limiting factor in current steering DACs.…”
Section: Transfer Functionmentioning
confidence: 74%
“…RF DAC or RF-sampling DAC, in this context, refers to DACs for which the sample rate is high and the DAC output is in RF domain [2,3,15,18]. Depending on the architecture and implementation choices, the RF DAC can utilize first, second or even higher Nyquist zones to synthesize the signal at the desired RF frequency.…”
Section: Rf-sampling Dacsmentioning
confidence: 99%
“…5(b). Implementation and measurements of this architecture are discussed in [29]. Those measurements show that the proposed architecture can indeed achieve a high spectral purity.…”
Section: Classification Overviewmentioning
confidence: 99%
“…One key performance metric for its high-speed and wideband applications is the dynamic linearity, usually evaluated as the spurious-free dynamic range (SFDR). Meanwhile, the signal bandwidth and the location of the band of interest vary from one application to another, [27][28][29] which indicates power-performance codesign opportunities for DAC operation optimization based on the specific application requirement on the signal being converted. [1][2][3][4][5][6][7][8][9][10][11] Techniques used to improve the SFDR in high-speed applications rely on more stringent clocking 1,2,12-20 (eg, half-cycle sampling) or increased area [3][4][5][6][7][8]19,[21][22][23][24] (eg, 2 interleaved sub-DACs).…”
Section: Introductionmentioning
confidence: 99%
“…Although the dynamic linearity is increased with these techniques, extra power consumption shortens battery life for edge devices, eg, fielded software-defined portable radio stations 25 and 5G handset transmitters, 26 where low-power design of high-performance wideband DACs is highly preferred. Meanwhile, the signal bandwidth and the location of the band of interest vary from one application to another, [27][28][29] which indicates power-performance codesign opportunities for DAC operation optimization based on the specific application requirement on the signal being converted. Therefore, understanding the existing bottlenecks for potential design space extension may enable a new paradigm of power savings.…”
mentioning
confidence: 99%