Injection-Locked Clocking: A Low-Power Clock Distribution Scheme for High-Performance Microprocessors

Abstract

Abstract-We propose injection-locked clocking (ILC) to combat deteriorating clock skew and jitter, and reduce power consumption in high-performance microprocessors. In the new clocking scheme, injection-locked oscillators are used as local clock receivers. Compared to conventional clocking with buffered trees or grids, ILC can achieve better power efficiency, lower jitter, and much simpler skew compensation thanks to its built-in deskewing capability. Unlike other alternatives, ILC is fully compatible with conventional clock distribution networks. In this paper, a quantitative study based on circuit and microarchitectural-level simulations is performed. Alpha21264 is used as the baseline processor, and is scaled to 0.13 m and 3 GHz. Simulations show 20-and 23-ps jitter reduction, 10.1% and 17% power savings in two ILC configurations. A test chip distributing 5-GHz clock is implemented in a standard 0.18-m CMOS technology and achieved excellent jitter performance and a deskew range up to 80 ps.

A Performance Comparison of CMOS Voltage-Controlled Ring Oscillators for its Application to Generation and Distribution Clock Networks

“…for CMOS technology show better performance characteristics (frequency and phase noise) than non-resonant ring Voltage/Current Controlled Oscillators (VCOs/CCOs); however, implementing inductors with high-quality factor [31] or high-precision transmission lines in a standard CMOS process require more steps of design which are always limited by parasitic effects. Moreover, resonant oscillators generally have a narrow tuning range.…”

A design space exploration of transmission-line links for on-chip interconnect

“…In the extreme case, enough latches can be used to obviate any deserialization, greatly shortening the latency at some power cost. A latched sampler does require low-skew clocks, provided by circuit technologies such as injection locked clocking [36].…”

A Fractal Ultra-High-Speed Oscillator/Distributor Network with Structural Robustness to Voltage and Temperature Gradients

“…Clock generation and distribution technique, in a few GHz-level or higher, for today's SOC and future ULSI chips is emerging as one of engineering's important bottlenecks, especially in terms of the overall performance of the whole digital system [1][2][3]. It is because the timing windows for recent digital systems have been scaling down to tens of a pico-second level during which data should be fetched and also processed, imposing a heavy timing constraint over a system data flow synchronization [2,[4][5][6][7][8].…”