High speed I/O and thermal effect characterization of 3D stacked ICs

Abstract

This work focuses on characterizing the performance of the 3D TSVs under high speed transient simulation, which could potentially evaluate and verify the electrical models for these vertical connections. A Gunning Transceiver Logic ( GTL) I/O on-chip test IC and a CML/Thermal test IC has been designed and sent for fabrication using the 3D FDSOI CMOS technology. The GTL I/O circuits are used to inject different data patterns at different frequencies across different tiers. A control MUX with Tri-state buffers and control logic can be used to switch between different I/O GTL drivers at different tiers. The GTL I/O test IC is dedicated to measure the NEXT/FEXT crosstalk between vertical connections by firing high speed signals from different tiers. The datadependent-Jitter (DDJ) will be characterized by observing the eye diagram for a random and different data patterns.CML I/O circuits were designed to characterize high speed differential transmission, especially, the performance of high current buffers in the three tiered-system implementation. Differential signals were used to test the performance of through-silicon vias (TSV) and interconnect as the signals transmit from IC tier-to-tier. In addition, temperature sensors were integrated in order to model the 3D thermal performance as affected by the I/O drivers.

A Qualitative Security Analysis of a New Class of 3-D Integrated Crypto Co-processors

“…Due to the close proximity of components on both layers, 3-D chips run at higher temperature densities [26] than their 2-D counterparts. Much research [35,26,28,15,18] has been conducted on thermal management for 3-D chips, and the consensus is that a more expensive cooling solution is required.…”

Extreme ultraviolet lithography and three dimensional integrated circuit—A review

“…92 When using high clock frequencies and high transmission data rates, signal integrity is a concern in high speed designs used for TSV-based 3D IC integration. 93 In a 3D IC, the signal routing becomes much more complicated, and the high density interconnection increases the potential of signal integrity degradation, which may cause crosstalk and intersymbol-interference (ISI). 94 Although small compared to wire-bonded packages, high frequency with short distance interconnections also has parasitic and transmission line effects, which may cause severe signal degradation due to reflection, distortion, and signal delays.…”