Junctions between n-type semiconductors of different electron affinity show rectification if the junction is abrupt enough. With the advent of 2D materials, we are able to realize thin van der Waals (vdW) heterostructures based on a large diversity of materials. In parallel, strongly correlated functional oxides have emerged, having the ability to show reversible insulator-to-metal (IMT) phase transition by collapsing their electronic bandgap under a certain external stimulus. Here, we report for the first time the electronic and optoelectronic characterization of ultra-thin n-n heterojunctions fabricated using deterministic assembly of multilayer molybdenum disulphide (MoS2) on a phase transition material, vanadium dioxide (VO2). The vdW MoS2/VO2 heterojunction combines the excellent blocking capability of an n-n junction with a high conductivity in on-state, and it can be turned into a Schottky rectifier at high applied voltage or at temperatures higher than 68 °C, exploiting the metal state of VO2. We report tunable diode-like current rectification with a good diode ideality factor of 1.75 and excellent conductance swing of 120 mV/dec. Finally, we demonstrate unique tunable photosensitivity and excellent junction photoresponse in the 500/650 nm wavelength range.
Nanowire tunnel field-effect
transistors (TFETs) have been proposed
as the most advanced one-dimensional (1D) devices that break the thermionic
60 mV/decade of the subthreshold swing (SS) of metal oxide semiconductor
field-effect transistors (MOSFETs) by using quantum mechanical band-to-band
tunneling and excellent electrostatic control. Meanwhile, negative
capacitance (NC) of ferroelectrics has been proposed as a promising
performance booster of MOSFETs to bypass the aforementioned fundamental
limit by exploiting the differential amplification of the gate voltage
under certain conditions. We combine these two principles into a single
structure, a negative capacitance heterostructure TFET, and experimentally
demonstrate a double beneficial effect: (i) a super-steep SS value
down to 10 mV/decade and an extended low slope region that is due
to the NC effect and, (ii) a remarkable off-current reduction that
is experimentally observed and explained for the first time by the
effect of the ferroelectric dipoles, which set the surface potential
in a slightly negative value and further blocks the source tunneling
current in the off-state. State-of-the-art InAs/InGaAsSb/GaSb nanowire
TFETs are employed as the baseline transistor and PZT and silicon-doped
HfO2 as ferroelectric materials.
Steep-slope transistors allow to scale down the supply voltage and the energy per computed bit of information as compared to conventional field-effect transistors (FETs), due to their sub-60 mV/decade subthreshold swing at room temperature. Currently pursued approaches to achieve such a subthermionic subthreshold swing consist in alternative carrier injection mechanisms, like quantum mechanical band-to-band tunneling (BTBT) in Tunnel FETs or abrupt phase-change in metal-insulator transition (MIT) devices. The strengths of the BTBT and MIT have been combined in a hybrid device architecture called phase-change tunnel FET (PC-TFET), in which the abrupt MIT in vanadium dioxide (VO2) lowers the subthreshold swing of strained-silicon nanowire TFETs. In this work, we demonstrate that the principle underlying the low swing in the PC-TFET relates to a sub-unity body factor achieved by an internal differential gate voltage amplification. We study the effect of temperature on the switching ratio and the swing of the PC-TFET, reporting values as low as 4.0 mV/decade at 25 °C, 7.8 mV/decade at 45 °C. We discuss how the unique characteristics of the PC-TFET open new perspectives, beyond FETs and other steep-slope transistors, for low power electronics, analog circuits and neuromorphic computing.
We report the fabrication process and performance characterization of a fully integrated ferroelectric gate stack in a WSe2/SnSe2 Tunnel FETs (TFETs). The energy behavior of the gate stack during charging and discharging, together with the energy loss of a switching cycle and gate energy efficiency factor are experimentally extracted over a broad range of temperatures, from cryogenic temperature (77 K) up to 100 °C. The obtained results confirm that the linear polarizability is maintained over all the investigated range of temperature, being inversely proportional to the temperature T of the ferroelectric stack. We show that a lower-hysteresis behavior is a sine-qua-non condition for an improved energy efficiency, suggesting the high interest in a true NC operation regime. A pulsed measurement technique shows the possibility to achieve a hysteresis-free negative capacitance (NC) effect on ferroelectric 2D/2D TFETs. This enables sub-15 mV dec−1 point subthreshold slope, 20 mV dec−1 average swing over two decades of current, ION of the order of 100 nA µm−2 and ION/IOFF > 104 at Vd = 1 V. Moreover, an average swing smaller than 10 mV dec−1 over 1.5 decades of current is also obtained in a NC TFET with a hysteresis of 1 V. An analog current efficiency factor, up to 50 and 100 V−1, is achieved in hysteresis-free NC-TFETs. The reported results highlight that operating a ferroelectric gate stack steep slope switch in the NC may allow combined switching energy efficiency and low energy loss, in the hysteresis-free regime.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.