Expressions for the "quantum capacitance" are derived, and regimes are discussed in which this concept may be useful in modeling electronic devices. The degree of quantization is discussed for one-and two-dimensional systems, and it is found that two-dimensional (2D) metals, and onedimensional (1D) metallic carbon nanotubes have a truly quantized capacitance over a restricted bias range. For both 1D and 2D semiconductors, a continuous description of the capacitance is necessary. The particular case of carbon nanotube field-effect transistors (CNFETs) is discussed in the context of one-dimensional systems. The bias regime in which the quantum capacitance may be neglected when computing the energy band diagram, in order to assist in the development of compact CNFET models, is found to correspond only to the trivial case where there is essentially no charge, and a solution to Laplace's equation is sufficient for determining a CNFET's energy band diagram. For fully turned-on devices, then, models must include this capacitance in order to properly capture the device behaviour. Finally, the relationship between the transconductance of a CNFET and this capacitance is revealed.

No abstract

No abstract

No abstract

No abstract

FINITE-ELEMENT ANALYSIS OF THE DOMINANT-MODE CUTOFF WAVELENGTH IN DIELECTRIC-LOADED SINGLE-RIDGE WAVEGUIDES

No abstract

Differential caseode voltage switch (DCVS) logic is a CMOS circuit technique which has potential advantages over conventional NAND/ NOR logic in terms of circuit delay, layout density, power dissipation, aud logic flexibility. In this paper a detailed comparison of DCVS logic and conventional logic is carried out by simulation, using SPICE, of the performance of fnfl adders designed using the different circuit techniques. Specifically, comparisons are made between a static full CMOS design and two different implementations of static DCVS circuits, and, in the dyuamic case, between two conventional NORA implementations and DCVS forms of both NORA and DOMINO logic. The parameters compared are input gate capacitance, number of transistors required, propagation delay time, and average power dissipation.