2016
DOI: 10.1021/acs.nanolett.5b05253
|View full text |Cite
|
Sign up to set email alerts
|

Low Trap Density in InAs/High-k Nanowire Gate Stacks with Optimized Growth and Doping Conditions

Abstract: In this paper, we correlate the growth of InAs nanowires with the detailed interface trap density (Dit) profile of the vertical wrap-gated InAs/high-k nanowire semiconductor-dielectric gate stack. We also perform the first detailed characterization and optimization of the influence of the in situ doping supplied during the nanowire epitaxial growth on the sequential transistor gate stack quality. Results show that the intrinsic nanowire channels have a significant reduction in Dit as compared to planar referen… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

3
22
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
6
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 32 publications
(25 citation statements)
references
References 41 publications
3
22
0
Order By: Relevance
“…The PL spectra shown in Figure a also support the proposed defect levels of the three samples. The results suggest that the polytypic structures are not beneficial for the transfer and separation of photogenerated electrons and holes, which is consistent with previous works that have reported that stacking faults decrease mobilities …”
Section: Resultssupporting
confidence: 92%
See 1 more Smart Citation
“…The PL spectra shown in Figure a also support the proposed defect levels of the three samples. The results suggest that the polytypic structures are not beneficial for the transfer and separation of photogenerated electrons and holes, which is consistent with previous works that have reported that stacking faults decrease mobilities …”
Section: Resultssupporting
confidence: 92%
“…The piezoelectric properties of CdS NWs were deteriorated by the presence of alternating zinc blende (ZB)–wurtzite (WZ) phases . A number of previous works have reported that stacking faults also significantly influence the electrical properties of NWs . Therefore, the control of stacking faults has been recognized as a powerful strategy for tuning the mechanical and electrical properties of NWs.…”
Section: Introductionmentioning
confidence: 99%
“…Donor-like traps were introduced at this interface. Their energetic distribution was extracted from CV measurements of InAs nanowires [13] and adapted here. Traps may also exist in the band gap at the InGaAsSb/oxide interface.…”
Section: Trap Distribution and Modeling Of Trap-assisted Tunnelingmentioning
confidence: 99%
“…Donor-like defects were assumed and placed at the InAs/oxide interface. Their energetic distribution was adapted from an earlier study [26]. Defects at the InGaAsSb/oxide interface are screened by the central region of the nanowire due to its high doping concentration.…”
mentioning
confidence: 99%