2010 IEEE International 3D Systems Integration Conference (3DIC) 2010
DOI: 10.1109/3dic.2010.5751479
|View full text |Cite
|
Sign up to set email alerts
|

A block-parallel signal processing system for CMOS image sensor with three-dimensional structure

Abstract: In this paper, we describe the fundamental study of the block-parallel analog signal processing elements which includes CMOS image sensor, correlated double sampling (CDS) array, and analog-to-digital converter (ADC) array. To realize high-speed image capturing sensor, we have proposed a blockparallel signal processing with three-dimensional (3-D) structure.In proposed system, one block consists of 3 stacked layers which are 100 pixels image sensor, CDS circuit, and one ADC. Each circuit layer is vertically st… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2012
2012
2018
2018

Publication Types

Select...
4
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 8 publications
0
2
0
Order By: Relevance
“…[9] and [10]). Those architectures are mainly based on sub-array of pixels parallel readout circuitry which remain constant at the increase of the sensor resolution.…”
Section: Introductionmentioning
confidence: 94%
“…[9] and [10]). Those architectures are mainly based on sub-array of pixels parallel readout circuitry which remain constant at the increase of the sensor resolution.…”
Section: Introductionmentioning
confidence: 94%
“…Cu-Cu bonding between the III-V compound infrared detector array and the CMOS readout circuit has been reported to reduce the power consumption (4). Wafer bonding is also expected to overcome certain limitations of conventional CMOS image sensors, such as the dynamic range and the signal processing capability (5,6).…”
Section: Introductionmentioning
confidence: 99%