A Low-Noise High-Frame-Rate 1-D Decoding Readout Architecture for Stacked Image Sensors

Abstract

The continuously increasing array resolution of CMOS imagers poses a great challenge in combining highframe-rate and low light detection in the same sensor. To cope with this, parallel readout architectures are needed. This paper proposes a readout architecture for 8K stacked image sensors, which uses a novel 1D decoding readout based on block-of-pixels and incremental-sigma-delta ADCs. The proposed 1D decoding system reduces the control lines of the pixels and allows a simpler decoding, an increased parallelism, and an improved robustness over process yield. The experimental results from a test chip implemented in a standard CIS technology show that at 10 μm pixel pitch, the proposed readout architecture can achieve a highframe-rate of 730 frames/s and a low read noise of 1.4 e − . In a real stacked implementation, the frame rate can further increase to about 960 frames/s at 8K resolution, at the cost of a slight increase in thermal noise by 14 μV.Index Terms-Image sensor, UHDTV, dynamic range, low noise, high frame rate, 3-D integration, stacked, high resolution, ADC, incremental .

Pipelined extended‐counting for 3D‐stacked CMOS image sensors

“…As a consequence, the image produced by the image sensor is chopped. The same effect is also noticed in the topologies discussed in [1, 2 ]. Another topology, which has been proposed in [3 ], is depicted in Fig.…”

Technology Needs for Modular Pixel Detectors

“…Recent publications [65][66][67] have shown that sigma-delta ADCs are also a very good solution for column-parallel ADCs, and a separate chapter of this book is dedicated to this.…”