We examine the scaling limits for planar single gate technology using the ultra-thin Si channel MOSFET. Characteristics for extreme scaled devices with physical gate lengths down to 6nm and SO1 channels as thin as 4nm are presented. For the frst time, we report ring oscillators with 26nm gate lengths and ultra-thm Si channels.10.6.2
268-IEDM
Double-gate FinFET devices with asymmetric and symmetric poly-silicon gates have been fabricated. Symmetric gate devices show drain currents competitive with fully optimized bulk silicon technologies. Asymmetric-gate devices show IV,I-O.lV, with off-currents less than 100nA/um at Vgs= 0.
Articles you may be interested inPhotodesorption of physisorbed molecules from a Ag(111) surface: The low photon energy threshold and the low translational temperature of desorbed molecules
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.