Hidenori Okuni scite author profile

Radio communication systems often use two analog system and a differential system. In section III, proposed 3-signals as real and imaginary parts of a complex number; the phase system involving expansion of the differential circuits two signals are usually called I and Q signals. The analog signal is introduced on an integrated circuit is usually a differential signal which is the voltage difference between positive and negative nodes.II. COMPARISON BETWEEN SINGLE-ENDED AND Therefore, a complex number is expressed using 4-node voltages.

show abstract

19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC

Sai

Kondo

et al. 2016

View full text Add to dashboard Cite

12 3

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Hidenori Okuni

A 20-ch TDC/ADC Hybrid Architecture LiDAR SoC for 240 <inline-formula> <tex-math notation="LaTeX">$\times$ </tex-math> </inline-formula> 96 Pixel 200-m Range Imaging With Smart Accumulation Technique and Residue Quantizing SAR ADC

A 5.5 mW ADPLL-Based Receiver With a Hybrid Loop Interference Rejection for BLE Application in 65 nm CMOS

20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication

A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR

A Direct Conversion Receiver with Fast-Settling DC Offset Canceller

5.1 A 240×192 Pixel 10fps 70klux 225m-Range Automotive LiDAR SoC Using a 40ch 0.0036mm² Voltage/Time Dual-Data-Converter-Based AFE

Balanced 3-phase analog signal processing for radio communications

19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC

Contact Info

Product

Resources

About

Hidenori Okuni

A 20-ch TDC/ADC Hybrid Architecture LiDAR SoC for 240 <inline-formula> <tex-math notation="LaTeX">$\times$ </tex-math> </inline-formula> 96 Pixel 200-m Range Imaging With Smart Accumulation Technique and Residue Quantizing SAR ADC

A 5.5 mW ADPLL-Based Receiver With a Hybrid Loop Interference Rejection for BLE Application in 65 nm CMOS

20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication

A 2D-SPAD Array and Read-Out AFE for Next-Generation Solid-State LiDAR

A Direct Conversion Receiver with Fast-Settling DC Offset Canceller

5.1 A 240×192 Pixel 10fps 70klux 225m-Range Automotive LiDAR SoC Using a 40ch 0.0036mm2 Voltage/Time Dual-Data-Converter-Based AFE

Balanced 3-phase analog signal processing for radio communications

19.7 A 65nm CMOS ADPLL with 360µW 1.6ps-INL SS-ADC-based period-detection-free TDC

Contact Info

Product

Resources

About

5.1 A 240×192 Pixel 10fps 70klux 225m-Range Automotive LiDAR SoC Using a 40ch 0.0036mm² Voltage/Time Dual-Data-Converter-Based AFE