VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application

Park, Seong Mo; Lee, Mi-Young; Kim, Seungchul; Shin, Kyoung-Seon; Kim, Igkyun; Cho, Hanjin; Jung, Heebum; Lee, Dukdong

doi:10.4218/etrij.06.0206.0009

Cited by 12 publications

(5 citation statements)

References 3 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, the stages are executed at different average processing time in video decoder implementation [6] . At most of time, the SBM between the inverse DCT and the intra/inter prediction stage is in case (2). The SBM between intra/inter prediction and deblocking filter stage is in case (1).…”

Section: Sbm Sizementioning

confidence: 98%

See 1 more Smart Citation

An improved asynchronous pipeline architecture for real-time video decoder implementation

2009

View full text Add to dashboard Cite

Asynchronous pipeline structure is adopted for the real-time video decoder design because of its better performance when the stage processing times are irregular. However, the structure requires a lot of memories, the invaluable resource on chip, to buffer data and parameters between modules. To solve this problem, a specially designed switching buffer module is used between stages instead of traditional FIFO, and the module can also take some buffering function in each stage, which helps to reduce the utilization of memory. An H.264 decoder with the proposed structure was implemented. Compared to decoder without improved structure, the experimental decoder can save nearly 50% memory and 31% I/O operations between stages.

show abstract

Section: Sbm Sizementioning

confidence: 98%

“…Some of them studied the implementation [2][3] , but the problems caused by the increased FIFOs and buffers are often ignored. In this paper, we suggested a switching buffer module to substitute for the traditional FIFOs and buffers.…”

Section: Introductionmentioning

confidence: 99%

An improved asynchronous pipeline architecture for real-time video decoder implementation

2009

View full text Add to dashboard Cite

show abstract

“…The conductivity of metal oxides is poor, [ 21,22 ] and likely to form low initial current without loading. Carbon felt comprises of a carbon fiber network, which is widely used as an electrode substrate of the fuel cell [ 23 ] and flow battery. [ 24 ] The carbon fibers are well connected and form a conductive network and appropriate pores, which provides an effective transmission path for electron transfer.…”

Section: Introductionmentioning

confidence: 99%

Metal Oxides/Carbon Felt Pressure Sensors with Ultra‐Broad‐Range High Sensitivity

Wang

Chai

Wang

et al. 2021

Adv Materials Inter

View full text Add to dashboard Cite

Flexible piezoresistive pressure sensors have been extensively used in the field of wearable sensors. However, it is difficult to achieve both ultrahigh sensitivity and pressure range, with traditional pressure sensors. Therefore, a new Co3O4/carbon felt pressure sensor is proposed here, where Co3O4 as nanospacer provides low initial current without loading. Carbon felt with a rough surface as a flexible substrate provides a high output current under loading and extends the measurement range of the pressure sensors. The high sensitivity of the pressure sensors can be achieved with a low initial current and high output current. The Co3O4/carbon felt pressure sensors exhibit high sensitivity (243 kPa−1), ultralow detection limit (1.3 Pa), fast response (14 ms), and broad range (up to 180 kPa) of measurements. These excellent performances indicate that the Co3O4/carbon felt pressure sensor has great potential for application in wearable, healthcare devices. Furthermore, this strategy can be extended to the fabrication of other metal oxides/carbon felt pressure sensors.

show abstract

“…The latest international video coding standard, H.264, has been developed by the Video Coding Expert Group of ITU-T and the Moving Picture Experts Group of ISO/IEC. It uses contextadaptive variable length coding (CAVLC) for entropy coding, which is used to encode the quantized transform coefficients [1], [2]. In the CAVLC decoder, each syntax element of five steps is sequentially decoded using the compressed bitstreams and parameters, and the residual block is formed using the decoded syntax elements.…”

Section: Introductionmentioning

confidence: 99%

Design of High-Speed CAVLC Decoder Architecture for H.264/AVC

Oh¹,

Lee²,

Jung³

et al. 2008

ETRI Journal

View full text Add to dashboard Cite

In this paper, we propose hardware architecture for a high‐speed context‐adaptive variable length coding (CAVLC) decoder in H.264. In the CAVLC decoder, the codeword length of the current decoding block is used to determine the next input bitstreams (valid bits). Since the computation of valid bits increases the total processing time of CAVLC, we propose two techniques to reduce processing time: one is to reduce the number of decoding steps by introducing a lookup table, and the other is to reduce cycles for calculating the valid bits. The proposed CAVLC decoder can decode 1920×1088 30 fps video in real time at a 30.8 MHz clock.

show abstract

VLSI Implementation of H.264 Video Decoder for Mobile Multimedia Application

Cited by 12 publications

References 3 publications

An improved asynchronous pipeline architecture for real-time video decoder implementation

An improved asynchronous pipeline architecture for real-time video decoder implementation

Metal Oxides/Carbon Felt Pressure Sensors with Ultra‐Broad‐Range High Sensitivity

Design of High-Speed CAVLC Decoder Architecture for H.264/AVC

Contact Info

Product

Resources

About