1998 IEEE International SOI Conference Proceedings (Cat No.98CH36199)
DOI: 10.1109/soi.1998.723137
|View full text |Cite
|
Sign up to set email alerts
|

Sub-0.18 μm SOI MOSFETs using lateral asymmetric channel profile and Ge pre-amorphization salicide technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
18
0

Publication Types

Select...
6
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 16 publications
(18 citation statements)
references
References 1 publication
0
18
0
Order By: Relevance
“…Recently, asymmetric single halo (SH) MOSFET structures have been introduced for bulk [54][55] as well as for SOI MOSFETs [56][57] to adjust the threshold voltage and improve the device SCE and hot carrier effects (HCE). These devices also achieve higher drive currents by exploiting the velocity overshoot phenomenon [54], which is an advantage in mixed mode analog/digital circuits.…”
Section: Halo Doped Soimentioning
confidence: 99%
“…Recently, asymmetric single halo (SH) MOSFET structures have been introduced for bulk [54][55] as well as for SOI MOSFETs [56][57] to adjust the threshold voltage and improve the device SCE and hot carrier effects (HCE). These devices also achieve higher drive currents by exploiting the velocity overshoot phenomenon [54], which is an advantage in mixed mode analog/digital circuits.…”
Section: Halo Doped Soimentioning
confidence: 99%
“…The devices had a source/drain extension in addition to deep source/drain junction. A two-step titanium silicidation process with Ge pre-amorphization was used to control the silicide depth and reduce the contact resistance [7]. Fig.…”
Section: Device Fabricationmentioning
confidence: 99%
“…Channel engineering has been widely used to improve the short-channel performance. Asymmetric single halo (SH) MOSFET structures have been introduced for bulk [5], [6] as well as for SOI MOSFETs [7], [8] to adjust the threshold voltage and improve the device SCE and hot carrier effects (HCEs). These devices also achieve higher drive currents by exploiting the velocity overshoot phenomenon [5], which is an advantage in mixed-mode analog/digital circuits.…”
mentioning
confidence: 99%
“…The devices had a source/drain extension in addition to deep source/drain junction. A two-step titanium silicidation process with Ge preamorphization was used to control the silicide depth and reduce the contact resistance [8]. Fig.…”
Section: Fabricationmentioning
confidence: 99%
“…Channel engineering has been widely used to improve the short channel performance. Asymmetric single halo MOSFET structures have been introduced for bulk [6][7] as well as for SOI MOSFETs [8][9] to adjust the threshold voltage and improve the device SCE and hot carrier effects (HCE). These devices also achieve higher drive currents by exploiting the velocity overshoot phenomenon [6], which is an advantage in mixed mode analog/digital circuits.…”
Section: Introductionmentioning
confidence: 99%