ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
DOI: 10.1109/iscas.2001.922347
|View full text |Cite
|
Sign up to set email alerts
|

ESD protection design in a 0.18-μm salicide CMOS technology by using substrate-triggered technique

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 12 publications
references
References 8 publications
0
0
0
Order By: Relevance