1999
DOI: 10.1007/s11664-999-0119-6
|View full text |Cite
|
Sign up to set email alerts
|

Effects of “fast” rapid thermal anneals on sub-keV boron and BF2 ion implants

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

2
7
0

Year Published

2000
2000
2004
2004

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 24 publications
(9 citation statements)
references
References 4 publications
(5 reference statements)
2
7
0
Order By: Relevance
“…This work was supported by SRC and SEMATECH. The review of this paper was arranged by Editor C. McAndrew Experiments show increasing the ramp rate during thermal processing has been shown to decrease the TED of boron in silicon [9]- [11]. Plots of the ramp up rate versus diffusion length show that the ramp up rate would need to be around 10 C/s to result in a diffusion length of zero, and hence no TED [12].…”
Section: Introductionmentioning
confidence: 99%
“…This work was supported by SRC and SEMATECH. The review of this paper was arranged by Editor C. McAndrew Experiments show increasing the ramp rate during thermal processing has been shown to decrease the TED of boron in silicon [9]- [11]. Plots of the ramp up rate versus diffusion length show that the ramp up rate would need to be around 10 C/s to result in a diffusion length of zero, and hence no TED [12].…”
Section: Introductionmentioning
confidence: 99%
“…The results from this work are compared to recently reported ion implanted and annealed layers [19][20][21][22] in Fig. 4.…”
Section: Discussionmentioning
confidence: 90%
“…In addition, it has been shown that a controlled ambient of 33 ppm oxygen in a nitrogen purge is the optimal environment for ultrashallow dopant annealing [1]. This tightly controlled, low-oxygen ambient allows just enough of a surface oxide to be grown to limit the out-diffusion of boron from the wafer while consuming a minimal amount of silicon during the oxidation process.…”
Section: Resultsmentioning
confidence: 99%
“…The most pressing application of RTP is the formation of the S/D regions of the CMOS gate stack. Device operation is optimal when these doped regions are kept as box-shaped as possible [1], [2]. Deviation from this box-shaped profile reduces the ratio increases threshold voltage rolloff, detrimentally reduces the minimum gate length, and increases the gate-drain capacitance.…”
Section: Introductionmentioning
confidence: 99%