2019
DOI: 10.11591/ijece.v9i4.pp2902-2909
|View full text |Cite
|
Sign up to set email alerts
|

Effects of downscaling channel dimensions on electrical characteristics of InAs-FinFET transistor

Abstract: In this paper, we present the impact of downscaling of nano-channel dimensions of Indium Arsenide Fin Feld Effect Transistor (InAs- FinFET) on electrical characteristics of the transistor, in particular; (i) ION/IOFF ratio, (ii) Subthreshold Swing (SS), Threshold voltage (VT), and Drain-induced barrier lowering (DIBL). MuGFET simulation tool was utilized to simulate and compare the considered characteristics based on variable channel dimensions: length, width and oxide thickness. The results demonstrate that t… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
9
0

Year Published

2020
2020
2021
2021

Publication Types

Select...
5
1
1

Relationship

2
5

Authors

Journals

citations
Cited by 12 publications
(10 citation statements)
references
References 15 publications
0
9
0
Order By: Relevance
“…According to Figure 4, the DIBL and GIDL component due to the Subthreshold current is low sensitivity, which is unsuitable for SCE in the nanoscale devices. The proposed model in [20] uses an approximation that decreases the effect of higher weak inversion current but with adding a new factor to the delay processing for the transistor. The exponential dependence of the body factor in [20,21] also adds new values of delay for the proposed model.…”
Section: Subthreshold Leakage Current Comparisons and Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…According to Figure 4, the DIBL and GIDL component due to the Subthreshold current is low sensitivity, which is unsuitable for SCE in the nanoscale devices. The proposed model in [20] uses an approximation that decreases the effect of higher weak inversion current but with adding a new factor to the delay processing for the transistor. The exponential dependence of the body factor in [20,21] also adds new values of delay for the proposed model.…”
Section: Subthreshold Leakage Current Comparisons and Simulation Resultsmentioning
confidence: 99%
“…The proposed model in [20] uses an approximation that decreases the effect of higher weak inversion current but with adding a new factor to the delay processing for the transistor. The exponential dependence of the body factor in [20,21] also adds new values of delay for the proposed model. The comparison between the proposed model and other models shown in the same figure is given using the same SPICE parameters In addition, applying the proposed model using different SPICE parameters is shown in Figure 5.…”
Section: Subthreshold Leakage Current Comparisons and Simulation Resultsmentioning
confidence: 99%
“…The sub-threshold slop (SS) is the voltage applied on the gate to change the drain current by decade [13]. To obtaining a low sub-threshold slop (SS < 60mV /dec) and high switching performance (I ON /I OFF > 10 5 ) [14], the quantum mechanism in tunneling TFETs has been introduced as a substitution carrier injection mechanism in MOSFETs which suffers from thermal limitation [15][16][17]. Other advantages of the TFETs are to reduce leakage current, and to provide higher current than the MOSFET, better electrostatic control, prevention of the short channel effects and suitable to fabricate with CMOS processing techniques [18][19][20][21][22].…”
Section: Introductionmentioning
confidence: 99%
“…Thus, the performance of the system would be acceptable even with a certain level of noise from the critical channel. In another meaning, the performance of the system can not be tolerable when the noise level is higher than this critical level [10][11][12]. Fading occurs because of overlapping between two or more from the signals sent to the receiver at slightly different times.…”
Section: Introductionmentioning
confidence: 99%