Proceedings of the 16th International Symposium on Power Semiconductor Devices &Amp;amp; IC's 2004
DOI: 10.1109/wct.2004.239903
|View full text |Cite
|
Sign up to set email alerts
|

Design of a 200V super junction MOSFET with n-buffer regions and its fabrication by trench filling

Abstract: A new super junction trench MOSFET which has n-huffer regions hetween trench gates and n columns was designed and demonstrated. In this structure, the speeiSc nn-resistance (RON) does not increase as long as the trench gate

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
10
0

Year Published

2007
2007
2024
2024

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 21 publications
(10 citation statements)
references
References 4 publications
0
10
0
Order By: Relevance
“…The BV and FOM of Figure 10. R SP as a function of the BV for the one-dimensional silicon limit, two-dimensional charge-coupling limits for the pitches of 4 and 8 µm, references [10,26,27], and this work.…”
Section: Resultsmentioning
confidence: 90%
“…The BV and FOM of Figure 10. R SP as a function of the BV for the one-dimensional silicon limit, two-dimensional charge-coupling limits for the pitches of 4 and 8 µm, references [10,26,27], and this work.…”
Section: Resultsmentioning
confidence: 90%
“…The superjunction pillars can run in the third dimension parallel to the trench width or perpendicular to it. 50 The latter has the advantage that no precise alignment is needed between the superjunction structures and the gated channels. Such design is more appropriate for very narrow superjunction pillars.…”
Section: Superjunctionmentioning
confidence: 99%
“…The parameters that were used for the single-EPI, double-EPIs, and triple-EPIs structure simulation. Figure 12 compares the specific on-resistance performance of our proposed SGT devices with that of the other middle-voltage devices reported in [4,15,21,[32][33][34][35][36][37][38][39][40], ideal silicon limit, and super junction (SJ) limit for cell pitch = 5 and 10 µm in the 50-200 V range. Form Figure 12, we observe that the triple-EPIs structure and those using a double split-gate device [15] and stepped oxide SGTs [18,20,21] can achieve a very low R on,sp in the middle-voltage range because they all can maintain more uniform EF distributions between two trenches.…”
Section: Devicementioning
confidence: 99%