Silicon ultralarge-scale integrated circuits (ULSIs) are now being faced to various physical and technological limits on the scaling. In order to realize future nano-scaled complementary metal-oxidesemiconductor (CMOS) devices, the development of new materials and new functions to integrate on Si platforms and the control of variability and fluctuations of device characteristics is important.