A 65-nm CMOS DAC Based on a Differentiating Arbitrary Waveform Generator Architecture for 5G Handset Transmitter

Veyrac, Yoan; Rivet, François; Deval, Yann; Dallet, Dominique; Garrec, Patrick; Montigny, Richard

doi:10.1109/tcsii.2015.2504947

Cited by 22 publications

(13 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A digital to analog coding scheme has been presented in [9]. The principle is to use a digital differentiating coding associated to an integrating digital to analog converter named the Riemann Pump.…”

Section: Theoretical Studymentioning

confidence: 99%

“…It is related to the reduction of the quantum with the OSR. The quantization noise power expression with this technique is given in [9]:…”

Section: Theoretical Studymentioning

confidence: 99%

“…The more recent uses of this technique are mostly in the image and video compression field [7,8], while it is scarcely used for present communication systems. However, the suitability of differentiating coding conversion for radio frequency systems has been previously demonstrated in [9].…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Noise shaping Riemann: an energy efficient data conversion scheme

Veyrac

Rivet

Deval

2017

Analog Integr Circ Sig Process

Self Cite

View full text Add to dashboard Cite

This paper presents a novel conversion scheme for time signals, especially suited for wireless communication applications. The digital/analog data representation paradigm is discussed and critical aspects are determined. It involves digital information coding, twoway digital/analog conversion and their respective efficiency. The proposed conversion scheme relies on a slight oversampling ratio (OSR), combined with a differentiating coding and a 1 st order noise shaping loop. It achieves a resolution increased by 2.5 effective number of bits per doubling of the OSR. The resulting conversion efficiency combined with a moderate digital coding complexity leads to a substantial improvement of the energy cost of conversion compared to conventional Nyquist rate architectures. The efficiency gain is even higher for converters limited by thermal noise. It can reach a ten fold improvement for OSR around 10, which makes this architecture a good option for the handling of radio frequency signals.

show abstract

Section: Theoretical Studymentioning

confidence: 99%

“…It is related to the reduction of the quantum with the OSR. The quantization noise power expression with this technique is given in [9]:…”

Section: Theoretical Studymentioning

confidence: 99%

See 1 more Smart Citation

Noise shaping Riemann: an energy efficient data conversion scheme

Veyrac

Rivet

Deval

2017

Analog Integr Circ Sig Process

Self Cite

View full text Add to dashboard Cite

show abstract

“…Another forthcoming and very advanced application of Digital to analog converters with a high-speed, less power consumption is 5G mobile communication systems [8]. A DAC Based on a Differentiating Arbitrary Waveform Generator Architecture for 5G Handset Transmitter is presented in [2]. So that the medium resolution, high sampling ratei.e.in several GHz and low power are the key parameters for this application.…”

Section: Introductionmentioning

confidence: 99%

Design of low power 10GS/s 6-Bit DAC using CMOS technology

Ramakrishna¹,

Kishore²

2017

IJET

View full text Add to dashboard Cite

A Low power 6-bit R-2R ladder Digital to Analog Converter is presented in this paper. Here the R-2 R network designed using resistors with only two values-R and 2xRand the switch is designed by using both NMOS and PMOS Transistors. This Digital to Analog Converters operated with low voltage, by applying dynamic threshold MOSFET (DTMOS) logic. This design achieved less INL and DNL which is 0.3 and 0.06 respectively. Power supply required to operate this device is only 1V with10GHzconversion rate. This design is implemented by using 0.18μm CMOS technology.

show abstract

“…(eg, 2 interleaved sub-DACs). Although the dynamic linearity is increased with these techniques, extra power consumption shortens battery life for edge devices, eg, fielded software-defined portable radio stations 25 and 5G handset transmitters, 26 where low-power design of high-performance wideband DACs is highly preferred. Meanwhile, the signal bandwidth and the location of the band of interest vary from one application to another, [27][28][29] which indicates power-performance codesign opportunities for DAC operation optimization based on the specific application requirement on the signal being converted.…”

mentioning

confidence: 99%

Redundancy‐bandwidth scalable techniques for signal‐independent element transition rates in high‐speed current‐steering DACs

Lai

Yang

2018

Circuit Theory & Apps

View full text Add to dashboard Cite

This paper presents redundancy-bandwidth scalable techniques to deal with the intersymbol interference distortions for current-steering digital-to-analog converters in high-speed applications. A switching strategy that explores the use of redundant current sources is proposed to realize a signal-independent element transition rate, ie, the number of switching activities during the transition of successive sampling clock cycles. With a certain number of redundant current sources, this strategy significantly reduces the intersymbol interference distortions without oversampling operation or causing signal attenuation, which makes it appealing for high-speed applications. As analyzed in this paper, the number of required redundant current sources is scalable for different bandwidth requirement in specific applications, leading to 3 redundancy-bandwidth scalable trade-offs between the cost from redundant current sources and the high-dynamic-range bandwidth. In implementation, we propose a customdesigned decoder, named as the overlap-controlled data-weighted averaging (OC-DWA). Compared with the existing similar-purpose designs, the proposed OC-DWA decoder realizes the current sources selection with a simple barrel rotator, which is of much lower hardware complexity and energy consumption.Simulations of a digital-to-analog converter with this decoder exhibit an enhanced dynamic range over the entire Nyquist band, which verifies the redundancy-bandwidth scalability of the proposed techniques.

show abstract

A 65-nm CMOS DAC Based on a Differentiating Arbitrary Waveform Generator Architecture for 5G Handset Transmitter

Cited by 22 publications

References 10 publications

Noise shaping Riemann: an energy efficient data conversion scheme

Noise shaping Riemann: an energy efficient data conversion scheme

Design of low power 10GS/s 6-Bit DAC using CMOS technology

Redundancy‐bandwidth scalable techniques for signal‐independent element transition rates in high‐speed current‐steering DACs

Contact Info

Product

Resources

About