The failure mechanisms caused by electrostatic discharge (ESD) effects at ambient temperatures ranging from −75 to 125°C are investigated by Silvaco TCAD simulator. The devices are NMOS transistors fabricated with 28 nm fully depleted silicon‐on‐insulator (FDSOI) technology. Results indicate that with an increase in temperature, the first breakdown voltage of the device decreased by 27.32%, while the holding voltage decreased by approximately 8.49%. The total current density, lattice temperature, potential, and so forth were extracted for a detailed insight into the failure process. These findings provide valuable references for the design and development of ESD protection devices applied at different temperature ranges.
The failure mechanisms caused by electrostatic discharge (ESD) effects
at ambient temperatures ranging from -75℃ to 125℃ are investigated by
Silvaco TCAD simulator. The devices are NMOS transistors fabricated with
28nm fully depleted silicon-on-insulator (FDSOI) technology. Results
indicate that with an increase in temperature, the first breakdown
voltage of the device decreased by 27.32%, while the holding voltage
decreased by approximately 8.49%. The total current density, lattice
temperature, and potential etc. were extracted for a detailed insight
into the failure process. These findings provide valuable references for
the design and development of ESD protection devices applied at
different temperature ranges.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.