This work investigates the impact of Negative Bias Temperature Instability (NBTI) on the SRAM cell stability. As proposed by C. Wang et al. [1], the stability of an SRAM cell can be determined by the peak current (I CRIT ) of the "N Curve". In our experiments a typical NBTI stress was applied to one of the two pull up transistors part of an SRAM cell designed by using an advanced submicron CMOS technology. Both the mean and variance of the pMOSFET threshold voltage shift in saturation (ΔVt SAT ) and the corresponding values of the I CRIT shifts (ΔI CRIT ) were measured. An experimental correlation between the means and the variances of both parameters shifts was established and found consistent with the predicted simulated values in the case of I CRIT is degrading by only NBTI aging of the one or both pull up transistors. These results allow us to observe the direct impact of the NBTI shift of a pMOSFET transistor in a SRAM cell and the corresponding reduction to the Static Noise Margin. In addition we propose, for the first time, a methodology to define a pMOSFET device NBTI target directly related to the SRAM cell stability and its dependence on SRAM design and the adopted CMOS technology. It is found that a more appropriate SRAM stability sensitive pMOSFET NBTI Vt SAT target cannot be limited to the Vt SAT mean shift, but needs as well a quantification of the allowed variance and initial SRAM I CRIT distribution.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.