A CMOS inverter made in bulk silicon by triple-well technology, which was proposed in earlier papers, is examined with respect to its latch-up behavior. With this exemplary circuit and a matrix like scheme it can be proved that the conditions for the occurence of the latch-u effect are not met in any case. It is demonstrated for the first time that this type of technology leads to completely latch-up free CMOS ciruits in bulk silicon and, therefore, extremely good hardness against transient radiation induced effects can be achieved without using SOI (Silicon On Insulator) and SOS (Silicon On Sapphire). Improved insensitivity to SEU (Single Event Upset can be expected
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.