The annealing process of implantation damage that induces transient enhanced diffusion during a
subsequent thermal process such as low-pressure chemical vapor deposition (LPCVD) is optimized from the viewpoint of the process integration of an 80 nm physical gate length complementary metal-oxide-semiconductor field-effect transistor (CMOSFET) device. For nMOSFETs, a temperature as high as 960°C is necessary to prevent transient enhanced diffusion. In contrast, for pMOSFETs, higher temperature annealing promotes thermal diffusion instead of preventing enhanced diffusion. It is found that a separate annealing process sequence is required. In utilizing preamorphization implantation prior to boron implantation, however, higher temperature annealing is effective for forming an ultrashallow junction. Consequently, the annealing processes can be performed simultaneously.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.