Abstract-A microprocessor clock generator based upon an analog phase-locked loop (PLL) is described for deskewing the internal logic control clock to an external system clock. This PLL is fully integrated onto a 1.2-million-transistor microprocessor in 0 . 8 -p CMOS technology without the need for external components. It operates with a lock range from 5 up to 110 MHz. The clock skew is less than 0.1 ns, with a peak-to-peak jitter of less than 0.3 ns for a 50-MHz system clock frequency.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.