Articles you may be interested inInterface traps responsible for negative bias temperature instability in a nitrided submicron metal-oxidesemiconductor field effect transistor Appl. Phys. Lett. 98, 103513 (2011); 10.1063/1.3559223 Bias temperature instability in metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited Sinitride/ Si O 2 stack gate dielectrics J. Appl. Phys. 103, 084512 (2008); 10.1063/1.2907768Using the Hall effect to measure interface trap densities in silicon carbide and silicon metal-oxide-semiconductor devices Appl.A study on the capacitance-voltage characteristics of metal-Ta 2 O 5 -silicon capacitors for very large scale integration metal-oxide-semiconductor gate oxide applications Identification of isolation-edge related random telegraph signals in submicron silicon metal-oxide-semiconductor field-effect transistors

Articles you may be interested inMechanical tensile strain induced gate and substrate currents change in n and p-channel metal-oxidesemiconductor field-effect transistors Appl. Phys. Lett. 101, 053507 (2012); 10.1063/1.4740278 Characterization of fast charge trapping in bias temperature instability in metal-oxide-semiconductor field effect transistor with high dielectric constant Appl. Phys. Lett. 96, 142110 (2010); 10.1063/1.3384999 The positive bias temperature instability of n -channel metal-oxide-semiconductor field-effect transistors with Zr O 2 gate dielectric Appl. Phys. Lett. 92, 202901 (2008); 10.1063/1.2928235Improved gate oxide integrity of strained Si n -channel metal oxide silicon field effect transistors using thin virtual substrates Characterization of atomic-layer-deposited silicon nitride / SiO 2 stacked gate dielectrics for highly reliable pmetal-oxide-semiconductor field-effect transistors

No abstract

No abstract

No abstract