Polysilicon gate etching in high density plasmas. III. X-ray photoelectron spectroscopy investigation of sidewall passivation of silicon trenches using an oxide hard mask Polysilicon gate etching in high density plasmas. II. X-ray photoelectron spectroscopy investigation of silicon trenches etched using a chlorine-based chemistry Si nanostructures fabricated by electron beam lithography combined with image reversal process using electron cyclotron resonance plasma oxidation In this article, reactive ion etching ͑RIE͒ lag effect dependence on total gas flow in contact hole etching is first investigated at a high oxide etch rate using high density plasma. We used surface wave coupled plasma apparatus, which achieves a high density of over 10 11 cm Ϫ3 and a high oxide etch rate of over 1 m/min. In the high gas flow etching process, a strong RIE lag is observed. However, the low gas flow etching process suppresses the RIE lag. Total gas flow dominates the RIE-lag effect, and the oxygen of the etching product plays an important role for reducing the RIE-lag effect.
Process tolerance and controllability requirements have become more severe with device scaling down and increased integration. The finish of a wafer’s back surface is a factor that affects process conditions for dry etching and rapid thermal annealing. The correlation between back-surface roughness and dry-etching characteristics was investigated. The back-surface roughness was changed from 0.34 nm (rms) to 66.7 nm by final back-surface treatment such as mechanical–chemical polishing or chemical etching. Contact-hole etching with CHF3 gas was performed for interlayer chemical vapor deposited oxide on the front surface of wafers. The etching rate for a smooth back surface (0.34 nm) was increased by 1.1 times over that for a rough back surface (66.7 nm). During contact-hole etching, the wafer temperature of the smooth back surface was 10 °C lower than that for a rough back surface. This is due to the difference in electrostatic chucking force (rms=85–125 nm) during contact-hole etching. When the wafer with the smooth back surface was used, the adhesion area between the dry-etching stage and the wafer’s back surface increased. Consequently, the wafer can be sufficiently cooled and the etching rate was increased. These experimental results indicate that the roughness of the back surface should be well controlled when fabricating advanced devices.
scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.
hi@scite.ai
10624 S. Eastern Ave., Ste. A-614
Henderson, NV 89052, USA
Copyright © 2024 scite LLC. All rights reserved.
Made with 💙 for researchers
Part of the Research Solutions Family.