2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference 2008
DOI: 10.1109/newcas.2008.4606310
|View full text |Cite
|
Sign up to set email alerts
|

Wide-division-range high-speed fully programmable frequency divider

Abstract: This paper presents the design and implementation of an all-programmable frequency divider with an ultra-wide division range for use in Phase-Locked Loops. The proposed divider uses a fully modular architecture and dynamic logic -implemented in TSMC 0.18μm -and can divide input frequencies up to 7.55GHz by any ratio between 8 and 255 while consuming 11mW from a 1.8V power supply. The divider compares very favorably to other implementations reported in literature in terms of division range and frequency of oper… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
4
1
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 10 publications
0
3
0
Order By: Relevance
“…On the feedback path, a high-speed programmable divider is used to bring the carrier frequency down to a fixed frequency of 499.2 MHz. The divider incorporates the control logic into a conventional cascade prescaler and achieves an extended division ratio of 8-31 with four prescalers [12], [13]. The 499.2-MHz clock can be used as the chip rate clock, or fed to a frequency doubler to generate the 998.4-MHz clock for the receiver back-end [7].…”
Section: A Wideband Pll With Dual Lc Qvco Coresmentioning
confidence: 99%
“…On the feedback path, a high-speed programmable divider is used to bring the carrier frequency down to a fixed frequency of 499.2 MHz. The divider incorporates the control logic into a conventional cascade prescaler and achieves an extended division ratio of 8-31 with four prescalers [12], [13]. The 499.2-MHz clock can be used as the chip rate clock, or fed to a frequency doubler to generate the 998.4-MHz clock for the receiver back-end [7].…”
Section: A Wideband Pll With Dual Lc Qvco Coresmentioning
confidence: 99%
“…In most of published works, current mode logic (CML) [2,3] or dynamic logic [4,[6][7][8][9][10][11][12][13][14][15][16] has been used in design of dividers. While CML based dividers can achieve high speed and even work with low-amplitude input signals; their static power dissipation limits use of them for power-conscious applications.…”
Section: Introductionmentioning
confidence: 99%
“…The divide-by-N frequency divider [1,7,28,30,46], also known as an integer-N divider, exploits a large wide-range division ratio which can vary from 2 to N where N is an arbitrary integer value less than 2 M for an M-bit divider. Even though the division ratio is not as flexible as a programmable swallow counter and the operation is not as fast as an asynchronous prescaler divider, research has shown that the integer-N frequency divider is more practical in terms of design time, continued cost-effective technology scaling, and has low spurious sideband effects compared to a fractional-N (i.e.…”
Section: Introductionmentioning
confidence: 99%