2013
DOI: 10.1016/j.sse.2013.02.051
|View full text |Cite
|
Sign up to set email alerts
|

UTBB SOI MOSFETs analog figures of merit: Effects of ground plane and asymmetric double-gate regime

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
24
0

Year Published

2013
2013
2022
2022

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 53 publications
(25 citation statements)
references
References 35 publications
1
24
0
Order By: Relevance
“…It can be seen that under DG operations, the extra shielding plate i.e BG protects the channel region from the electric field lines from the drain. This in turns improves the SS as the gates acquire better control of the channel region which is in agreement with [14], [19]. Similar results that showed superiority of DG configuration in shielding the channel regions were also observed for GP -A and GP -B structure (thus not shown here).…”
Section: I On and I Offsupporting
confidence: 87%
See 2 more Smart Citations
“…It can be seen that under DG operations, the extra shielding plate i.e BG protects the channel region from the electric field lines from the drain. This in turns improves the SS as the gates acquire better control of the channel region which is in agreement with [14], [19]. Similar results that showed superiority of DG configuration in shielding the channel regions were also observed for GP -A and GP -B structure (thus not shown here).…”
Section: I On and I Offsupporting
confidence: 87%
“…The standard-GP UTBB SOI MOSFET is made up of buried oxide, T BOX = 10 nm and Sibody thickness, T si = 7 nm. The channel is undoped with acceptor concentration of 6.5x10 14 …”
Section: Simulated Device Structurementioning
confidence: 99%
See 1 more Smart Citation
“…Regarding the presence of the GP, it is negligible in conventional mode operation. Analyzing the DT-UTBB operation, a negligible difference was seen for longer devices [10], while an improved gm max was obtained for shorter devices with a GP. It is due to the dynamically decreased V T , which is stronger for devices with GP, i.e., a better back gate coupling, further interfering with the front interface.…”
Section: Introductionmentioning
confidence: 95%
“…The final aim is to deposit on the etched channel between source and drain onto silicon-on-insulator wafer. This allows the modulation of the channel through the back-gate biasing [8,9,10,11,12].…”
Section: Introductionmentioning
confidence: 99%