1962
DOI: 10.1109/jrproc.1962.288190
|View full text |Cite
|
Sign up to set email alerts
|

The TFT A New Thin-Film Transistor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
80
0
2

Year Published

1998
1998
2018
2018

Publication Types

Select...
4
3
1

Relationship

0
8

Authors

Journals

citations
Cited by 264 publications
(85 citation statements)
references
References 15 publications
1
80
0
2
Order By: Relevance
“…At V DS ) -2 V, the Au/CdS/Au@(SiO 2 ) 10 devices have an ON/OFF current ratio of 10 3 , a threshold voltage of 2.4 V, and a subthreshold slope of 2.2 V/decade (Figure 3d, traces 1 and 3). The Au/CdS/AgAu@(SiO 2 ) 14 devices show similar parameters at V DS ) -0.2 V and a gate sweep from 0 to 10 V. While the in-wire TFTs can operate at relatively low drain voltages, the above parameters are superior to those found with planar CdS 13 and nanocrystalderived CdSe 14a TFTs in the gate voltage range (9-10 V. The lower V T and a 3-fold decrease in the subthreshold slope (S) relative to planar nanocrystal-derived CdSe TFTs (S ) 7-10 V/decade 14a ) may result from the thinner dielectric layer and coaxial gating. A similar tendency was predicted for planar double-gated vs conventional FETs.…”
mentioning
confidence: 82%
See 2 more Smart Citations
“…At V DS ) -2 V, the Au/CdS/Au@(SiO 2 ) 10 devices have an ON/OFF current ratio of 10 3 , a threshold voltage of 2.4 V, and a subthreshold slope of 2.2 V/decade (Figure 3d, traces 1 and 3). The Au/CdS/AgAu@(SiO 2 ) 14 devices show similar parameters at V DS ) -0.2 V and a gate sweep from 0 to 10 V. While the in-wire TFTs can operate at relatively low drain voltages, the above parameters are superior to those found with planar CdS 13 and nanocrystalderived CdSe 14a TFTs in the gate voltage range (9-10 V. The lower V T and a 3-fold decrease in the subthreshold slope (S) relative to planar nanocrystal-derived CdSe TFTs (S ) 7-10 V/decade 14a ) may result from the thinner dielectric layer and coaxial gating. A similar tendency was predicted for planar double-gated vs conventional FETs.…”
mentioning
confidence: 82%
“…This is 4-6 orders of magnitude lower than that found for TFTs with several-micrometer-long channels of planar nanocrystal-derived and vapor-deposited CdSe and CdS. 13,14 To a certain extent, this decrease may be caused by the significant reduction of the channel length in the in-wire TFTs. The field-dependent mobility decrease is a predicted consequence of FET channel scaling.…”
mentioning
confidence: 85%
See 1 more Smart Citation
“…Even if TFTs and FETs share the same operating principle, the first TFT was realized only in 1962 by Weimer at RCA laboratory. 45 In his work, Weimer used a vacuum technique (evaporation) and high-precision shadow masking to deposit and structure a gold (Au) source/drain (S/D) electrodes, a microcrystalline cadmium sulfide (CdS) n-type (electron conducting) semiconductor, a silicon monoxide gate dielectric, and an Au gate contact on an insulating glass substrate (Fig. 1).…”
Section: A Historical Perspectivementioning
confidence: 99%
“…In 1962, Weimer first introduced the concept of the thin-film transistor (TFT) [29]. This structure is well adapted to low conductivity materials and is currently used in amorphous silicon …”
Section: Organic Field-effect Transistors 31 Basic Principles Of Fimentioning
confidence: 99%