The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays

Abstract

Abstract. This paper investigates experimentally the quantitative impact of pipelining on energy per operation for two representative FPGA devices: a 0.13µm CMOS high density/high speed FPGA (Altera Stratix EP1S40), and a 0.18µm CMOS low-cost FPGA (Xilinx XC2S200). The results are obtained by both measurements and execution of vendor-supplied tools for power estimation. It is found that pipelining can reduce the amount of energy per operation by between 40% and 90%. Further reduction in energy consumption can be achieved by power-aware clustering, although the effect becomes less pronounced for circuits with a large number of pipeline stages.

Exploring Reconfigurable Architectures for Tree-Based Option Pricing Models

“…Since both pipelining [Wilton et al 2004] and word-length optimization [Constantinides 2006] can improve performance and reduce power consumption, it would be worthwhile to investigate how these two techniques can be used in automating domain-specific strategies for producing tree-based designs that best meet user requirements in speed, area, and power consumption. More sophisticated comparisons with the latest GPUs from nVidia and AMD/ATI, Altera FPGAs, and the Cell Broadband Engine [Agarwal et al 2008] are also planned.…”

An Overview of Low-Power Techniques for Field-Programmable Gate Arrays

“…It is found that, at a given clock speed, pipelining can reduce the amount of energy per operation by between 40% and 90% for applications such as integer multiplication, CORDIC, triple DES, and FIR filters [65].…”

A Low Power Implementation of H.264 Adaptive Deblocking Filter Algorithm

“…The datapath power consumption is reduced by 13% using clock gating. Glitch is a spurious transition at a node within a single cycle before the node settles to the correct logic value [10]. Unlike ASICs, in which signals can be routed using any available silicon, FPGAs implement interconnects using fixed metal tracks and programmable switches.…”