2008
DOI: 10.1109/ted.2008.926674
|View full text |Cite
|
Sign up to set email alerts
|

The Effect of Gate Oxide Processes on the Performance of 4H-SiC MOSFETs and Gate-Controlled Diodes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

1
26
0

Year Published

2009
2009
2021
2021

Publication Types

Select...
9

Relationship

2
7

Authors

Journals

citations
Cited by 58 publications
(52 citation statements)
references
References 12 publications
1
26
0
Order By: Relevance
“…However, to discuss accurately the effects on l FE , the total D IT including the interface states that trap electrons at high gate voltage (or electric field) is necessary. Other techniques such as Halleffect measurements [23][24][25] or thermally-stimulated-current measurements 26,27 are necessary to evaluate the interface states at high gate voltage (or electric field). Okamoto et al showed the effect of trapped electrons that increase with oxide electric field on the field-effect mobility.…”
mentioning
confidence: 99%
“…However, to discuss accurately the effects on l FE , the total D IT including the interface states that trap electrons at high gate voltage (or electric field) is necessary. Other techniques such as Halleffect measurements [23][24][25] or thermally-stimulated-current measurements 26,27 are necessary to evaluate the interface states at high gate voltage (or electric field). Okamoto et al showed the effect of trapped electrons that increase with oxide electric field on the field-effect mobility.…”
mentioning
confidence: 99%
“…2 shows the results of the C-V measurements compared with the C-V curve for the ideal case. As seen from the figure these devices exhibit a 'hook and ledge' feature observed in 4H-SiC and 6H-SiC [5,6] before due to the presence of large number of surface states in the bandgap. The interface state charges can be estimated from the 'hook' feature in the gated diode curve from accumulation to depletion, using the formula:…”
Section: Mos-gated Diode Measurementsmentioning
confidence: 80%
“…However, one of key obstacles in 4H-SiC power MOS devices, such as the power MOSFET and IGBT, is the inferior electrical characteristics of SiO 2 /4H-SiC interface, when compared to Si MOS, mainly due to the presence of large acceptor-like interface states near the conduction band edge which leads to a low inversion layer mobility. Over the years, different research groups have tried different gate dielectrics, annealing conditions and substrates to improve the inversion layer mobility [2][3][4][5].…”
Section: Introductionmentioning
confidence: 99%
“…The presence of such saturation is consistent with a model of the interface in which large clusters composed of an excess of interfacial carbon or silicon are subsequently passivated (and dissolved) by the indiffusing nitrogen, with the formation of strong C N and Si N bonds. Finally, according to the more recent work by Wang et al [129] the action of nitrogen at the interface can assimilated to that of a positive oxide charge, neutralizing the negatively charged acceptor-like traps commonly present on 4H-SiC surfaces and forming charge dipoles at the SiO 2 /4H-SiC interface.…”
Section: Interface Transport Properties In the Sio 2 /Sic Systemmentioning
confidence: 99%