1998
DOI: 10.1016/s0168-9002(97)01301-6
|View full text |Cite
|
Sign up to set email alerts
|

SVX3: A deadtimeless readout chip for silicon strip detectors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

2002
2002
2014
2014

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 26 publications
(6 citation statements)
references
References 5 publications
0
6
0
Order By: Relevance
“…As part of the Run IIa upgrade for D∅ the SVX2 and for CDF the SVX3 were designed to meet the needs of the experiments by a collaboration of engineers at Fermilab and Lawrence Berkeley Laboratory [4,5,6,7]. Requirements dictated that the devices should be capable of operating at an interaction rate as fast as 132 nsec, that it have optimal performance for detector capacitances between 10 and 35 pF, and that it have an analog pipeline with a maximum delay of about 4 µsec to allow time to form a trigger signal.…”
Section: Historical Developmentmentioning
confidence: 99%
“…As part of the Run IIa upgrade for D∅ the SVX2 and for CDF the SVX3 were designed to meet the needs of the experiments by a collaboration of engineers at Fermilab and Lawrence Berkeley Laboratory [4,5,6,7]. Requirements dictated that the devices should be capable of operating at an interaction rate as fast as 132 nsec, that it have optimal performance for detector capacitances between 10 and 35 pF, and that it have an analog pipeline with a maximum delay of about 4 µsec to allow time to form a trigger signal.…”
Section: Historical Developmentmentioning
confidence: 99%
“…SVX4 keeps the same floorplan and low-impedance backside-grounding scheme that was proven successful for dead-timeless operation in SVX3D [3]. While the continuity of the floor plan expedited the layout somewhat, several major blocks required re-design for implementation in the 0.25 µm process.…”
Section: Design Conversionmentioning
confidence: 99%
“…The preamplifier stage has a programmable risetime, which limits the high-frequency noise. The pipeline operates as a ring of storage cells per channel, with the capability to remove up to 4 cells from the circular SVX4: A New Deep Submicron Readout IC for the Tevatron Collider at Fermilab B. Krieger 1 , S. Alfonsi 2,3 , N. Bacchetta 3 , S. Centro 2,3 , L. Christofek 4 , M. Garcia-Sciveres 1 , C. Haber 1 , K. Hanagaki 5 , J. Hoff 5 , M. Johnson 5 , H. von der Lippe 1 , E. Mandelli 1 , G. Meng 2,3 , A. Nomerotski 5 , D. Pellet 6 , P. Rapidis 5 , M. Utes 5 , J-P. Walder 1 , M. Weber 1 , W. Wester 5 , T. Wilkes 6 , R. Yarema 5 , W. Yao 6 , T. Zimmerman 5 S Fig. 1.…”
mentioning
confidence: 99%
“…An analog memory [10] to capture all the peaks shown in Fig. 10 would need several hundred cells per channel and triggering would again be problematic.…”
Section: Multichannel Readout Systemmentioning
confidence: 99%