2003
DOI: 10.1080/714040674
|View full text |Cite
|
Sign up to set email alerts
|

Spacers Alternatives for INTEGRATION OF (3D) STACKED SBT FeCAPs

Abstract: The thermal and mechanical stability of Ir and Ir\Pt metals spacers deposited on top of Ti(Al)N\Ir\IrO 2 patterned structures has been investigated in pseudo 3D stacked SrBi 2 Ta 2 O 9 (SBT) capacitors. Their stability was compared to standard TEOS spacers. The high compressive stress at the edge of patterned electrodes, as a consequence of the high thermal expansion mismatch between the metals used in the electrode and TEOS, make the system mechanically unstable at the SBT crystallization conditions (700 • C … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2003
2003
2004
2004

Publication Types

Select...
2

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(3 citation statements)
references
References 11 publications
0
3
0
Order By: Relevance
“…4). The microstructural characteristics of each layer and the thermo-mechanical stability investigations of the integrated BE\SBT\Pt FeCAP's structure have been published elsewhere [5,6]. As a brief summary, we have observed that Ir and Pt layers mainly define the overall stress of the stack [3].…”
Section: Ferroelectric Materials Technologymentioning
confidence: 96%
See 1 more Smart Citation
“…4). The microstructural characteristics of each layer and the thermo-mechanical stability investigations of the integrated BE\SBT\Pt FeCAP's structure have been published elsewhere [5,6]. As a brief summary, we have observed that Ir and Pt layers mainly define the overall stress of the stack [3].…”
Section: Ferroelectric Materials Technologymentioning
confidence: 96%
“…Further optimization of the sidewall material, e.g. using metal spacers, is currently under investigation [5].…”
Section: Study Of 3-d Effectsmentioning
confidence: 99%
“…Among them the most challenging is BE lateral oxidation during ferroelectric anneal [10][11], while control of parasitic capacitors (adjacent FeCaps along same Bit Line) can be mastered even at design level.…”
Section: Our Approachmentioning
confidence: 99%