Scalar coprocessors for accelerating the G723.1 and G729A speech coders

Chouliaras, V.A.; Nunez, J.L.

doi:10.1109/tce.2003.1233807

Cited by 9 publications

(6 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…The support of custom instructions for interface with coprocessor arrays and CPU peripherals has developed into a standard feature of soft-core processors and those which are designed for DSP and multimedia applications. Coprocessor arrays have been studied for their impact on speech coders [25,26], video encoders [27,28], and general vector-based signal processing [29][30][31].…”

Section: Related Workmentioning

confidence: 99%

Rapid VLIW Processor Customization for Signal Processing Applications Using Combinational Hardware Functions

Hoare

Jones

Kusic

et al. 2006

EURASIP J. Adv. Signal Process.

View full text Add to dashboard Cite

This paper presents an architecture that combines VLIW (very long instruction word) processing with the capability to introduce application-specific customized instructions and highly parallel combinational hardware functions for the acceleration of signal processing applications. To support this architecture, a compilation and design automation flow is described for algorithms written in C. The key contributions of this paper are as follows: (1) a 4-way VLIW processor implemented in an FPGA, (2) large speedups through hardware functions, (3) a hardware/software interface with zero overhead, (4) a design methodology for implementing signal processing applications on this architecture, (5) tractable design automation techniques for extracting and synthesizing hardware functions. Several design tradeoffs for the architecture were examined including the number of VLIW functional units and register file size. The architecture was implemented on an Altera Stratix II FPGA. The Stratix II device was selected because it offers a large number of high-speed DSP (digital signal processing) blocks that execute multiply-accumulate operations. Using the MediaBench benchmark suite, we tested our methodology and architecture to accelerate software. Our combined VLIW processor with hardware functions was compared to that of software executing on a RISC processor, specifically the soft core embedded NIOS II processor. For software kernels converted into hardware functions, we show a hardware performance multiplier of up to 230 times that of software with an average 63 times faster. For the entire application in which only a portion of the software is converted to hardware, the performance improvement is as much as 30X times faster than the nonaccelerated application, with a 12X improvement on average.

show abstract

Section: Related Workmentioning

confidence: 99%

Rapid VLIW Processor Customization for Signal Processing Applications Using Combinational Hardware Functions

Hoare

Jones

Kusic

et al. 2006

EURASIP J. Adv. Signal Process.

View full text Add to dashboard Cite

show abstract

“…Coprocessor arrays have been studied for their impact on speech coders [8] [9], video encoders [10] [11], and general vector-based signal processing [12][13] [14].…”

Section: Related Workmentioning

confidence: 99%

An FPGA-based VLIW processor with custom hardware execution

Jones

Hoare

Kusic

et al. 2005

Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-Programmable Gate Arrays

View full text Add to dashboard Cite

The capability and heterogeneity of new FPGA (Field Programmable Gate Array) devices continues to increase with each new line of devices. Efficiently programming these devices is increasing in difficulty. However, FPGAs continue to be utilized for algorithms traditionally targeted to embedded DSP microprocessors such as signal and image processing applications.This paper presents an architecture that combines VLIW (Very Large Instruction Word) processing with the capability to introduce application specific customized instructions and complex hardware functions. To support this architecture, a compilation and design automation flow are described for programs written in C.Several design tradeoffs for the architecture were examined including number of VLIW functional units and register file size. The architecture was implemented on an Altera Stratix II FPGA. The Stratix II device was selected because it offers a large number of high-speed DSP (digital signal processing) blocks that execute multiply accumulate operations.We show that our combined VLIW with hardware functions exhibit as much as 230X speedup and 63X on average for computational kernels for a set of benchmarks. This allows for an overall speedup of 30X and 12X on average for signal processing benchmarks from the MediaBench.

show abstract

“…To relieve this constraint, scalar embedded processors have been augmented with DSP coprocessors in both tightly-coupled [11] or loosely-coupled configurations [12] to target performance-critical inner loops of DSP algorithms. A side-effect of this approach is the lack of homogeneity in the SoC platform programmer's model which itself necessitates the use of complex 'mailbox-type' [13] communications and the programmer-managed use of multiple address spaces, coherency issues and DMA-driven data flows, typically under the control of the scalar CPU.…”

mentioning

confidence: 99%