2007
DOI: 10.1109/lmwc.2007.897796
|View full text |Cite
|
Sign up to set email alerts
|

RF Power Performance of Asymmetric-LDD MOS Transistor for RF-CMOS SOC Design

Abstract: This letter presents a new asymmetric-lightly-dopeddrain (LDD) metal oxide semiconductor (MOS) transistor that is fully embedded in a CMOS logic without any process modification. The radio frequency (RF) power performance of both conventional and asymmetric MOS transistor is measured and compared. The output power can be improved by 38% at peak power-added efficiency (PAE). The PAE is also improved by 16% at 10-dBm output power and 2.4 GHz. These significant improvements of RF power performance by this new MOS… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2008
2008
2021
2021

Publication Types

Select...
3
3

Relationship

2
4

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…To increase the breakdown voltage of an asymmetric-LDD MOSFET, the drain LDD region was removed by an n þ ion-implantation blocking mask. 15) Conventional MOSFETs were also fabricated for comparison. The p-type region undernearth the drain spacer forms a wider depletion region to allow a larger applied drain voltage.…”
Section: Experimental Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…To increase the breakdown voltage of an asymmetric-LDD MOSFET, the drain LDD region was removed by an n þ ion-implantation blocking mask. 15) Conventional MOSFETs were also fabricated for comparison. The p-type region undernearth the drain spacer forms a wider depletion region to allow a larger applied drain voltage.…”
Section: Experimental Methodsmentioning
confidence: 99%
“…To address above issues, we proposed a new asymmetric lightly-doped-drain (LDD) MOS transistor. 15) Using the 0.25 mm technology, this device showed high drain breakdown voltage and preserved a high f T and f max for high frequency operation at the same time. The realization of both the high power density and low ACRP is difficult when scaling the gate length (L g ).…”
Section: Introductionmentioning
confidence: 93%
“…Such excellent high frequency performance allows the IC operated at sub-THz regime. However, the fundamental challenges of Si-based millimeter wave IC are the much poorer performances of passive devices [1]- [9], transistor noise figure (NF) [10]- [11], and output power of MOSFET [12] than those on GaAs. The measured power loss of CPW transmission line on Si wafer is as high as 5 dB/mm at 110 GHz, which will increase with increasing frequency toward THz.…”
Section: Introductionmentioning
confidence: 99%