Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695)
DOI: 10.1109/iitc.2003.1219722
|View full text |Cite
|
Sign up to set email alerts
|

Reliability improvement of Cu interconnects by additional anneal between Cu CMP and barrier CMP

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Publication Types

Select...
3
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 1 publication
0
2
0
Order By: Relevance
“…In the fabrication of Si ultralarge-scale integrated (ULSI) circuits, stress migration (SM), or stress-induced voiding (SIV) is known to be one of the serious reliability issues. [1][2][3][4][5][6][7][8][9][10] It has been reported that the resistance increase in an electric circuit is the result of voiding beneath the via in a lower metal line, [1][2][3][4][5][6][7][8] and voiding inside the via. 5,7,9) Void growth beneath the via is attributed to Cu diffusion into the lower lines, while voiding inside the via is attributed to Cu atoms in the via being pulled up to an upper line.…”
Section: Introductionmentioning
confidence: 99%
“…In the fabrication of Si ultralarge-scale integrated (ULSI) circuits, stress migration (SM), or stress-induced voiding (SIV) is known to be one of the serious reliability issues. [1][2][3][4][5][6][7][8][9][10] It has been reported that the resistance increase in an electric circuit is the result of voiding beneath the via in a lower metal line, [1][2][3][4][5][6][7][8] and voiding inside the via. 5,7,9) Void growth beneath the via is attributed to Cu diffusion into the lower lines, while voiding inside the via is attributed to Cu atoms in the via being pulled up to an upper line.…”
Section: Introductionmentioning
confidence: 99%
“…Stress migration or stress-induced voiding is one of the serious reliability issues in Si ultralarge-scale integrated fabrication. [1][2][3][4][5][6][7][8][9][10] It has been reported that resistance increase in an electric circuit is the result of voiding beneath the via in a lower metal line, [1][2][3][4][5][6][7][8] and voiding inside the via. 5,7,9) Void growth beneath the via is attributed to Cu diffusion into the lower lines, while voiding inside the via is attributed to Cu atoms in the via being pulled up to an upper line.…”
Section: Introductionmentioning
confidence: 99%