2006
DOI: 10.1007/s10703-006-7841-y
|View full text |Cite
|
Sign up to set email alerts
|

Reasoning about synchronization in GALS systems

Abstract: Correct design of interface circuits is crucial for the development of System-onChips (SoC) using off-the-shelf IP cores. For correct operation, an interface circuit must meet strict synchronization timing constraints, and also respect sequencing constraints between events dictated by interfacing protocols and rational clock relations. In this paper, we propose a technique for automatically analyzing the interaction between independently specified synchronization constraints and sequencing constraints between … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
9
0

Year Published

2006
2006
2012
2012

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(9 citation statements)
references
References 25 publications
0
9
0
Order By: Relevance
“…In [20], abstract timing diagrams are used for analyzing synchronization interfaces, instead of the signal transition graph (STG) analysis [21] employed in [15]. In addition, [20] and [22] propose a new interfacing scheme, with a pausable clock generator at the transmitter side and free-running clock and partial handshake on the receiver side.…”
Section: Related Workmentioning
confidence: 99%
See 3 more Smart Citations
“…In [20], abstract timing diagrams are used for analyzing synchronization interfaces, instead of the signal transition graph (STG) analysis [21] employed in [15]. In addition, [20] and [22] propose a new interfacing scheme, with a pausable clock generator at the transmitter side and free-running clock and partial handshake on the receiver side.…”
Section: Related Workmentioning
confidence: 99%
“…In addition, [20] and [22] propose a new interfacing scheme, with a pausable clock generator at the transmitter side and free-running clock and partial handshake on the receiver side. Unfortunately, the authors report in [20] that without a biased MUTEX (a MUTEX that prioritizes one of the inputs, which is in practice physically unrealizable) the scheme may lead to "erroneous communication and loss of messages" when the communicating modules are not perfectly synchronized (in terms of data throughput). Reference [20] proposes a FIFO to partially solve that problem, whereby the clock is paused on the transmitter side when the FIFO is full.…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Chakraborty et al in [17] discuss using abstract timing diagrams to reason about the correctness of interfacing techniques between synchronous modules. They point out that there are various different interfacing techniques available but it is difficult to compare them due to differences of analysis carried out for each of them.…”
Section: Pausable Clock Interfacing Schemesmentioning
confidence: 99%