New Wide Band Low Power CMOS Current Conveyors

Hassanein, Wessam S.; Awad, Inas A.; Soliman, Ahmed M.

doi:10.1023/b:alog.0000031439.62496.f9

Cited by 19 publications

(13 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Also, compared to other similar CCII-evolutions like [16], the proposed circuit saves power consumption by minimizing the transistor count of the input stage.…”

Section: Current Conveyor Circuitmentioning

confidence: 99%

Compact CMOS current conveyor for integrated NEMS resonators

Arcamone¹,

Misischi²,

Serra-Graells³

et al. 2008

IET Circuits Devices Syst.

View full text Add to dashboard Cite

“…Also, compared to other similar CCII-evolutions like [16], the proposed circuit saves power consumption by minimizing the transistor count of the input stage.…”

Section: Current Conveyor Circuitmentioning

confidence: 99%

Compact CMOS current conveyor for integrated NEMS resonators

Arcamone¹,

Misischi²,

Serra-Graells³

et al. 2008

IET Circuits Devices Syst.

View full text Add to dashboard Cite

“…With the aim of reading out this current, the CMOS amplifier circuit of fig. 3(a) was designed based on a second generation current conveyor (CCII) [5]. Basically, the CMOS circuit ensures a constant input voltage biasing, while it amplifies the input current and converts it to an output voltage signal according to the load resistor.…”

Section: Cmos Circuitry Characteristics Cmos Circuit Designmentioning

confidence: 99%

Full wafer integration of NEMS on CMOS by nanostencil lithography

Arcamone

Boogaart

Serra-Graells

et al. 2006

2006 International Electron Devices Meeting

View full text Add to dashboard Cite

Wafer scale nanostencil lithography is used to define 200 nm scale mechanically resonating silicon cantilevers monolithically integrated into CMOS circuits. We demonstrate the simultaneous patterning of ~2000 nanodevices by post-processing standard CMOS wafers using one single metal evaporation, pattern transfer to silicon and subsequent etch of the sacrificial layer. Resonance frequencies around 1.5 MHz were measured in air and vacuum and tuned by applying dc voltages of 10V and 1V respectively.

show abstract

“…It should be noted here that the size of CDBA configuration shown in Fig. 2 is about the same as that of a CMOS second-generation current conveyor (CCII) [2].…”

Section: Introductionmentioning

confidence: 99%