Low Power Reconfiguration Technique for Coarse-Grained Reconfigurable Architecture

Abstract

Coarse-grained reconfigurable architectures (CGRAs) require many processing elements (PEs) and a configuration memory unit (configuration cache) for reconfiguration of its PE array. Although this structure is meant for high performance and flexibility, it consumes significant power. Specially, power consumption by configuration cache is explicit overhead compared to other types of intellectual property (IP) cores. Reducing power is very crucial for CGRA to be more competitive and reliable processing core in embedded systems. In this paper, we propose a reusable context pipelining (RCP) architecture to reduce power-overhead caused by reconfiguration. It shows that the power reduction can be achieved by using the characteristics of loop pipelining, which is a multiple instruction stream, multiple data stream (MIMD)-style execution model. RCP efficiently reduces power consumption in configuration cache without performance degradation. Experimental results show that the proposed approach saves much power even with reduced configuration cache size. Power reduction ratio in the configuration cache and the entire architecture are up to 86.33% and 37.19%, respectively, compared to the base architecture.Index Terms-Coarse-grained reconfigurable architecture, configuration cache, embedded system, loop pipelining, low power.

Dynamic Redundancy-based Fault-Recovery Scheme for Reliable CGRA-based Multi-Core Architecture

“…Many kinds of coarse-grained reconfigurable architecture (CGRA) [1,2] have been continuously proposed and evolved with the increasing interests in reconfigurable computing in recent years. Most of these researches aim to achieve both goals of high performance and flexibility but there is a limit when a CGRA is expected to improve the performance of an entire application.…”

Coarse-Grained Reconfigurable Array Architectures

“…As already mentioned, the RaPiD architecture limits the number of configuration bits to be fetched by making only a small part of the configuration dynamically reconfigurable. Kim et al provide yet another solution in which the configuration bits of one column in one cycle are reused for the next column in the next cycle [30]. Furthermore, they also propose to reduce the power consumption in the configuration memories by compressing the configurations [29].…”

Structural Analysis of RF Architecture using Crossbar Type Topology for Cryptographic Application

“…Coarse-Grained Reconfigurable Architecture (CGRA), with strong performance advantage as well as ability to be flexed post fabrication, is one such key building block. Recent design proposals, both academic and commercial, include CGRAs for DSP applications [1] [2] [3] or are completely based upon CGRAs [4] [5]. A Coarse-Grained Reconfigurable Architecture (CGRA) is a processing platform which constitutes an interconnection of coarse-grained computation units (viz.…”