The platform will undergo maintenance on Sep 14 at about 9:30 AM EST and will be unavailable for approximately 1 hour.
2001
DOI: 10.1109/16.902724
|View full text |Cite
|
Sign up to set email alerts
|

Limit of gate oxide thickness scaling in MOSFETs due to apparent threshold voltage fluctuation induced by tunnel leakage current

Abstract: We report on a new roadblock which will limit the gate oxide thickness scaling of MOSFETs. It is found that statistical distribution of direct tunnel leakage current through 1.2 to 2.8 nm thick gate oxides induces significant fluctuations in the threshold voltage and transconductance when the gate oxide tunnel resistance becomes comparable to gate poly-Si resistance. By calculating the measured tunnel current based on multiple scattering theory, it is shown that the device characteristics fluctuations will be … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
40
0

Year Published

2002
2002
2021
2021

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 76 publications
(42 citation statements)
references
References 16 publications
(20 reference statements)
0
40
0
Order By: Relevance
“…[25][26][27][28] The residual minimization method of direct inversion in the iterative subspace (RMM-DIIS) was used to calculate the ground state of electrons. 29,30 More precisely, Si atom 3s 2 2 states, and H atom 1s 1 state were treated as valence wave functions. The cutoff energy was 500 eV, and the k-points mesh was 2 × 2 × 1, using MonkhorstPack for the slab superstructure with a 20 Å vacuum layer.…”
Section: Calculation Detailsmentioning
confidence: 99%
See 1 more Smart Citation
“…[25][26][27][28] The residual minimization method of direct inversion in the iterative subspace (RMM-DIIS) was used to calculate the ground state of electrons. 29,30 More precisely, Si atom 3s 2 2 states, and H atom 1s 1 state were treated as valence wave functions. The cutoff energy was 500 eV, and the k-points mesh was 2 × 2 × 1, using MonkhorstPack for the slab superstructure with a 20 Å vacuum layer.…”
Section: Calculation Detailsmentioning
confidence: 99%
“…However, the direct tunneling of electrons through the gate oxide becomes substantial for silicon oxide (SiO 2 ) layers below 1.2 nm thick. 2 Recently, high dielectric constant (high-k) materials have replaced SiO 2 as gate oxide materials. 3 Their necessary capacitance can be achieved with the thicker film, thereby avoiding the direct tunneling problem.…”
Section: Introductionmentioning
confidence: 99%
“…Reducing the oxide layer thickness will lead to problems of tunneling leakage current through the source/drain and substrate. [1,2] Defect may also occur in thin oxide film. The gate oxide leakage is observed in MOSFET systems.…”
Section: Introductionmentioning
confidence: 99%
“…Quantum-mechanical tunneling through ultrathin gate oxides and carrier-mobility degradation due to high channel doping are issues which place limitations on bulk-Si MOSFET scaling, however [1], [2]. Recently, new transistor structures such as the ultrathin body (UTB) MOSFET and double-gate FinFET have been proposed to improve the scalability of the MOSFET, for CMOS technology generations beyond the 65-nm technology node [3].…”
Section: Introductionmentioning
confidence: 99%