2001
DOI: 10.1016/s0040-6090(01)01641-8
|View full text |Cite
|
Sign up to set email alerts
|

Lattice-mismatch induced-stress in porous silicon films

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

1
28
0
1

Year Published

2005
2005
2016
2016

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 56 publications
(30 citation statements)
references
References 13 publications
1
28
0
1
Order By: Relevance
“…Stress on silicon nanocrystals induces a peak shift in the Raman spectrum and the absolute size dependent shift can only be determined by eliminating the stress-related shift. The origin of the stress is reported as 35 the lattice mismatch between the silicon nanostructure and the host matrix. Figure 4(a) demonstrates the characteristic (111) XRD diffraction peak of crystalline silicon centered at 2h ¼ 28.4 .…”
Section: Resultsmentioning
confidence: 99%
“…Stress on silicon nanocrystals induces a peak shift in the Raman spectrum and the absolute size dependent shift can only be determined by eliminating the stress-related shift. The origin of the stress is reported as 35 the lattice mismatch between the silicon nanostructure and the host matrix. Figure 4(a) demonstrates the characteristic (111) XRD diffraction peak of crystalline silicon centered at 2h ¼ 28.4 .…”
Section: Resultsmentioning
confidence: 99%
“…The reason for strong influence of compressive stress on the peak position of TO vibrational band, in freshly etched samples, may be in different etching rate between the epitaxial and the substrate layer. According to literature, 16 the stress in porous silicon is the strongest at the interface between the porous layer and the bulk silicon, and it is decreasing with distance from the interface. In these samples the etching process stops at the interface between two layers with different dopant concentration, and since the epitaxial layer was etched through and the etching of substrate has begun, the resulting porous silicon layer would be maximally 5-7 μm thick.…”
Section: Resultsmentioning
confidence: 95%
“…On the other hand, as the porosity of samples is increased, the compressive stress, caused by a lattice size discrepancy between porous and bulk silicon, is increased, too. 15,16 The increase in the internal compressive stress would cause the shift in the peak position of the TO band towards the higher wave numbers. Consequently, it may compensate the effect of nanocrystallite size reduction.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…19 But when the porosity is in the range of 55-75%, the lattice constant of the PS is 1-3% larger than that of the bulk silicon. 20,21 When the PS layer has the lattice mismatch with silicon substrate, a high residual stress (lateral and/or vertical stresses, depending on the applied current density and HF concentration) is expected to exist on their interface, which may cause the crack of the PS layer. 19,20 Therefore, the PS sample formed at 100 mA/cm 2 is susceptible to both lateral and vertical stresses, resulting from a larger lattice mismatch at PS-Si interface, which is expected to alter Raman and PL peak positions of PS samples, as will be discussed in the following sections.…”
Section: Resultsmentioning
confidence: 99%