2017 IEEE International Electron Devices Meeting (IEDM) 2017
DOI: 10.1109/iedm.2017.8268515
|View full text |Cite
|
Sign up to set email alerts
|

Key parameters affecting STT-MRAM switching efficiency and improved device performance of 400°C-compatible p-MTJs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
7
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 18 publications
(7 citation statements)
references
References 2 publications
0
7
0
Order By: Relevance
“…42 In cases, where MTJs are utilized to drive complex circuits, much lower thickness of the MgO layer will ensure the proper scaling of the device. 43 Moreover, a higher TMR 44 of the MTJs will increase the signal-to-noise ratio between the individual states.…”
Section: Nano Lettersmentioning
confidence: 99%
See 1 more Smart Citation
“…42 In cases, where MTJs are utilized to drive complex circuits, much lower thickness of the MgO layer will ensure the proper scaling of the device. 43 Moreover, a higher TMR 44 of the MTJs will increase the signal-to-noise ratio between the individual states.…”
Section: Nano Lettersmentioning
confidence: 99%
“…However, the thickness of the MgO barrier should be 1.6–1.8 nm for a scaled MTJ of 20 nm × 10 nm, considering the resistance-area product . In cases, where MTJs are utilized to drive complex circuits, much lower thickness of the MgO layer will ensure the proper scaling of the device . Moreover, a higher TMR of the MTJs will increase the signal-to-noise ratio between the individual states.…”
mentioning
confidence: 99%
“…In addition, tunnel magnetoresistance (TMR)-based read schemes require a high TMR for fast reading, and thus are limited to the interfacial CoFeB/MgO system, which in turn results in a limited scope for materials exploration. As a result, most efforts in write current reduction have focused on optimizing the conventional dual MgO-based composite FL stack with spacer and cap layer engineering [6,[15][16][17][18][19].…”
Section: Introductionmentioning
confidence: 99%
“…Figure 1 summarizes device and circuit conference publications relating to eNVMs from 2016 to 2020 [3,4,5,6,7,8,10,12,13,14,16,18,19,22,23,24,25,27,28,29,30,31,32,34,35,36,39,41,42,43,44,45,46,47,48,49,50,51,52,53,54,57,58,59,60,61,62,64,65,66,67,68,…”
Section: Introductionmentioning
confidence: 99%