2014
DOI: 10.1116/1.4876135
|View full text |Cite
|
Sign up to set email alerts
|

Influences of low-temperature postdeposition annealing on memory properties of Al/Al2O3/Al-rich Al-O/SiO2/p-Si charge trapping flash memory structures

Abstract: Articles you may be interested inPerformance improvement of metal-Al2O3-HfO2-oxide-silicon memory devices with band-engineered Hfaluminate/SiO2 tunnel barriers J. Vac. Sci. Technol. B 31, 041201 (2013); 10.1116/1.4807842 Improvement of memory performance by high temperature annealing of the Al 2 O 3 blocking layer in a chargetrap type flash memory device

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 8 publications
(6 citation statements)
references
References 27 publications
(20 reference statements)
0
6
0
Order By: Relevance
“…In fact, by considering the difference in capacitance and therefore in equivalent oxide thickness (EOT) for memory wi th various CTLs, ZnO/NiO CTL remains the one with the largest memory window under the same electric field, manifesting the advantages of using ZnO/NiO over single ZnO and singe NiO as CTL. In fact, memory with ZnO/NiO CTL demonstrates a memory window of ~ 2 V by a small sweeping voltage of ±3 V which is much lower than those with CTLs of nanocrystals (NCs) such as Au NCs [32], HfAlO NCs [33], GaAs NCs [34] and Ti-Al-O NCs [35] and high-k dielectric such as HfO2 [36] and AlOx [37] to achieve comparable memory window. The mechanism behind the different memory window for three kinds of CTLs in the study can be understood by the band diagram for ZnO/NiO CTL with positive and negative gate bias shown in Fig.…”
Section: Trapping Layermentioning
confidence: 97%
“…In fact, by considering the difference in capacitance and therefore in equivalent oxide thickness (EOT) for memory wi th various CTLs, ZnO/NiO CTL remains the one with the largest memory window under the same electric field, manifesting the advantages of using ZnO/NiO over single ZnO and singe NiO as CTL. In fact, memory with ZnO/NiO CTL demonstrates a memory window of ~ 2 V by a small sweeping voltage of ±3 V which is much lower than those with CTLs of nanocrystals (NCs) such as Au NCs [32], HfAlO NCs [33], GaAs NCs [34] and Ti-Al-O NCs [35] and high-k dielectric such as HfO2 [36] and AlOx [37] to achieve comparable memory window. The mechanism behind the different memory window for three kinds of CTLs in the study can be understood by the band diagram for ZnO/NiO CTL with positive and negative gate bias shown in Fig.…”
Section: Trapping Layermentioning
confidence: 97%
“…The International Technology Roadmap for Semiconductors (ITRS) scaling projection for floating-gate NOR and NAND flash is shown comprehensively in the following tables ( Table 1 and Table 2 ). Nowadays, high -k dielectrics [ 20 , 21 , 22 , 23 , 24 , 25 , 26 , 27 , 28 , 29 , 30 , 31 , 32 ] are highly considered and widely implemented for CTM upon continually scaling down of the dimensions of flash memory [ 33 ]. The advantage of using high -k dielectrics is that for the same equivalent oxide thickness (EOT), the high -k dielectrics can have a thicker physical thickness than silicon dioxides.…”
Section: Introductionmentioning
confidence: 99%
“…The hysteresis memory window increases from 0.26 and 0.52 V to 1.12 V for devices with NiO, ZnO, and ZnO/NiO chargetrapping layers, respectively. For devices with a ZnO/NiO charge-trapping layer, as shown in the figure, the window further enlarges to 2.02 V as the sweeping voltage increases to ±3 V. It is worth mentioning that, even with a conventional SiO 2 tunnel/blocking oxide, which has a relatively low κ value, under similar or even smaller ranges of sweeping voltage, the ZnO/NiO charge-trapping layer reveals the largest hysteresis memory window compared to other charge-trapping layers such as Au NCs, 1 graphene, 15 ZnO, 16,18 HfAlO NCs, 23 HfO 2 , 24 Si 3 N 4 , 24 Al-rich AlO x , 25 GaAs NCs, 26 and Ti−Al−O NCs, 27 where high-κ dielectrics were adopted as the tunnel/blocking oxide in most cases, and a comparison of the hysteresis memory windows among various charge-trapping layers is summarized in Table 1. The results indicate that the ZnO/NiO chargetrapping layer holds great potential to realize memory function with low operation voltage.…”
mentioning
confidence: 99%