Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.
DOI: 10.1109/iscas.2003.1205889
|View full text |Cite
|
Sign up to set email alerts
|

Implementation of a parallel turbo decoder with dividable interleaver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
references
References 11 publications
0
0
0
Order By: Relevance