2009
DOI: 10.1016/j.sse.2009.05.009
|View full text |Cite
|
Sign up to set email alerts
|

Impact of electrostatics and doping concentration on the performance of silicon tunnel field-effect transistors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

1
41
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
8
1

Relationship

2
7

Authors

Journals

citations
Cited by 116 publications
(43 citation statements)
references
References 17 publications
1
41
0
Order By: Relevance
“…Note, that the fabrication scheme is suitable for a combination of optical and electron-beam lithography enabling a further downscaling of the gate length. However, we are mostly interested in studying nanoobjects in a TFET configuration, and it was shown that the performance of TFETs is, to a large extent, independent of the channel length [9]. Thus, different gate (i.e., channel) lengths were only realized to enable the investigation of nanoobjects of different geometrical size.…”
Section: Buried Triple-gate Structurementioning
confidence: 99%
See 1 more Smart Citation
“…Note, that the fabrication scheme is suitable for a combination of optical and electron-beam lithography enabling a further downscaling of the gate length. However, we are mostly interested in studying nanoobjects in a TFET configuration, and it was shown that the performance of TFETs is, to a large extent, independent of the channel length [9]. Thus, different gate (i.e., channel) lengths were only realized to enable the investigation of nanoobjects of different geometrical size.…”
Section: Buried Triple-gate Structurementioning
confidence: 99%
“…], ''semiconductor nanowires, carbon nanotubes, graphene or others may be needed'' [2]. In addition, novel device principles, such as the Tunnel FET (TFET), become more interesting especially for low power applications [3][4][5][6][7][8][9][10].…”
Section: Introductionmentioning
confidence: 99%
“…Sandow et al, [12] proposed experimental studies on the performance of ultrathin body SOI tunnel FETs depending on channel length, gate oxide thickness and source/drain doping concentrations. By reducing the gate oxide thickness from 4.5 nm to 3.5 nm leads to increase the maximum saturation current by a factor of 6.…”
Section: Introductionmentioning
confidence: 99%
“…Certainly, such mechanism highly restricts the efficiency of the device. Pseudo-bipolar behaviour [3 -8], weak channel control, the degradation of electrical characteristics such as the leakage-current increase, and subthreshold oscillations are observed in such devices, especially in the transistors consisting of nanotubes with larger diameters [9,10]. It is also experimentally proved that in order to decrease the drain induced barrier (DIBL) to an acceptable value, reducing the transistor dimensions must follow specific rules [9] (for example, the ratio of the channel length to the oxide thickness must be more than 18).…”
Section: Introductionmentioning
confidence: 99%