The platform will undergo maintenance on Sep 14 at about 7:45 AM EST and will be unavailable for approximately 2 hours.
2011
DOI: 10.1049/el.2011.3065
|View full text |Cite
|
Sign up to set email alerts
|

High voltage silicon power device structure with substrate bias

Abstract: A new high voltage silicon LDMOS structure with substrate bias is reported (SB S-LDMOS). The vertical conduction path is blocked by the double p 2 /n + layer substrate when positive substrate bias is applied to the SB S-LDMOS. The bulk electric field in the drift region redistributes by substrate bias and the vertical voltage sustained by the depletion region under drain decreases significantly, which is especially important for a thin drift region power device. Numerical results indicate that the breakdown vo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
2
0

Year Published

2012
2012
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 7 publications
(6 reference statements)
0
2
0
Order By: Relevance
“…Considering the area efficiency, the waffle-type structure provides more than 30% higher current handling capability than the conventional ones. Because of its better robustness and area efficiency, the waffle-type structure should be a promising layout for high-voltage ESD protection applications.Introduction: Laterally-diffused metal-oxide-semiconductor (LDMOS) power transistor arrays are widely used as output drivers in highvoltage (HV) circuits such as power management applications, lightemitting diode (LED) and liquid-crystal display (LCD) driver circuits [1,2]. To achieve a high-voltage operation and a high current driven capability, the sizes of LDMOS transistors, typically with widths over 10000 mm, are much larger than those of other CMOS devices.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…Considering the area efficiency, the waffle-type structure provides more than 30% higher current handling capability than the conventional ones. Because of its better robustness and area efficiency, the waffle-type structure should be a promising layout for high-voltage ESD protection applications.Introduction: Laterally-diffused metal-oxide-semiconductor (LDMOS) power transistor arrays are widely used as output drivers in highvoltage (HV) circuits such as power management applications, lightemitting diode (LED) and liquid-crystal display (LCD) driver circuits [1,2]. To achieve a high-voltage operation and a high current driven capability, the sizes of LDMOS transistors, typically with widths over 10000 mm, are much larger than those of other CMOS devices.…”
mentioning
confidence: 99%
“…Introduction: Laterally-diffused metal-oxide-semiconductor (LDMOS) power transistor arrays are widely used as output drivers in highvoltage (HV) circuits such as power management applications, lightemitting diode (LED) and liquid-crystal display (LCD) driver circuits [1,2]. To achieve a high-voltage operation and a high current driven capability, the sizes of LDMOS transistors, typically with widths over 10000 mm, are much larger than those of other CMOS devices.…”
mentioning
confidence: 99%