2014
DOI: 10.1364/ol.39.001645
|View full text |Cite
|
Sign up to set email alerts
|

Fullerene-assisted electron-beam lithography for pattern improvement and loss reduction in InP membrane waveguide devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
30
1

Year Published

2015
2015
2024
2024

Publication Types

Select...
7
1

Relationship

3
5

Authors

Journals

citations
Cited by 25 publications
(31 citation statements)
references
References 12 publications
0
30
1
Order By: Relevance
“…The lower intrinsic InP core (300 nm thick) acts as the passive waveguiding layer. With a width of 400 nm, the passive waveguide can support both fundamental tranverse electric (TE) and transverse magnetic (TM) modes, and provides high optical confinement, low propagation loss [11,12] and sharp bending [13].…”
Section: Chip Fabricationmentioning
confidence: 99%
“…The lower intrinsic InP core (300 nm thick) acts as the passive waveguiding layer. With a width of 400 nm, the passive waveguide can support both fundamental tranverse electric (TE) and transverse magnetic (TM) modes, and provides high optical confinement, low propagation loss [11,12] and sharp bending [13].…”
Section: Chip Fabricationmentioning
confidence: 99%
“…An InGaAsP layer (not shown in the figure) between n-InP and i-InP is used as an etch-stop layer. Afterwards, electron beam lithography (EBL) is used with a C 60 /ZEP resist [16] to pattern the PD mesa, passive WGs, and surface grating couplers, followed by a dry etching process using RIE [17]. The width of the PD mesa is designed slightly larger than that of the n-contact, so that the rough edges of the metals will not transfer to the etched PD mesa.…”
Section: Design and Fabricationmentioning
confidence: 99%
“…Hence, we first look into the i-InP layer in our UTC-PDs. The thickness of this layer is only 300 nm, and its doping level is around 1×10 16 ical C-V profiler. The electrical field distribution in the vertical direction of the UTC-PD is simulated using COMSOL, showing a fully depleted i-InP layer even at zero bias (Fig.…”
Section: Static Measurementsmentioning
confidence: 99%
See 1 more Smart Citation
“…They are fabricated in the IMOS platform. A detailed description of the process flow can be found elsewhere [13]. Afterwards, contacts with different lengths are patterned on top of the WGs using electron beam lithography and a lift-off process.…”
Section: Waveguide Loss Measurementsmentioning
confidence: 99%