Lecture Notes in Computer Science
DOI: 10.1007/978-3-540-73625-7_20
|View full text |Cite
|
Sign up to set email alerts
|

Evaluating Large System-on-Chip on Multi-FPGA Platform

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 13 publications
(5 citation statements)
references
References 3 publications
0
5
0
Order By: Relevance
“…Many of multi-core platforms have been proposed lately [1]. Also, various multi-core processor architectures with soft-core NIOS II are presented [2]. These platforms are designed to increase GOPS efficiency for Watts.…”
Section: Related Workmentioning
confidence: 99%
“…Many of multi-core platforms have been proposed lately [1]. Also, various multi-core processor architectures with soft-core NIOS II are presented [2]. These platforms are designed to increase GOPS efficiency for Watts.…”
Section: Related Workmentioning
confidence: 99%
“…Through these results, we can choose the best number of cores to parallelize a given application. with the NIOS II softcore were also presented in [21]. These platforms are designed to raise the efficiency in terms of GOPS per Watt.…”
Section: Tested Benchmarks This Section Gives Better Insightmentioning
confidence: 99%
“…So it will be used here, too. Our system design was taking into account related work like bus architectures in [11], and another multiprocessor architecture with NIOS II softcores [12].…”
Section: Random Numbers In the Gca Model And Multiprocessor Archimentioning
confidence: 99%