2018 IEEE International Electron Devices Meeting (IEDM) 2018
DOI: 10.1109/iedm.2018.8614517
|View full text |Cite
|
Sign up to set email alerts
|

Embedded Select in Trench Memory (eSTM), best in class 40nm floating gate based cell: a process integration challenge

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
3
2

Relationship

1
4

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…The TGT is integrated in a Non-Volatile Memory environment and designed following the process flow of an embedded NOR Flash technology [6]. No additional steps or masks are required to fabricate the device.…”
Section: Manufacturing and Device Descriptionmentioning
confidence: 99%
“…The TGT is integrated in a Non-Volatile Memory environment and designed following the process flow of an embedded NOR Flash technology [6]. No additional steps or masks are required to fabricate the device.…”
Section: Manufacturing and Device Descriptionmentioning
confidence: 99%
“…Embedded scaled applications are increasing and push the evolvement of charge storage memory [1]. To address this topic, the embedded Select in Trench Memory (eSTM™) has been presented [2] [3]. As a 40 nm split-gate memory optimizing costs, area, and performances, the eSTM TM cell is a serious candidate to apply for low consumption and high reliability markets.…”
Section: Introductionmentioning
confidence: 99%