2015
DOI: 10.1587/elex.12.20150195
|View full text |Cite
|
Sign up to set email alerts
|

Design of 3-D quantum-dot cellular automata adders

Abstract: A three-dimensional (3-D) QCA architecture is proposed in this express. The design of a 3-D quantum-dot cellular automata (QCA) full adder based on 3-D inverters and majority gates is presented and compared with its 2-D counterparts. The 3-D adder uses over 46% less cells and occupies 40% less area compared with the best 2-D design. The proposed 3-D QCA architecture offers an additional dimension for computation, which is not available in current CMOS technology.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2017
2017
2019
2019

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 9 publications
0
2
0
Order By: Relevance
“…Moreover, 3D geometries are experimentally formed in a 5×5×5 array, and each qubit can interact with up to six adjacent qubits [33,41]. Moreover, an efficient method of producing 3D geometries, using quantum cellular automata and pulse driven quantum computer was introduced recently [42]. In this paper, the abstraction model of 3D technology shown in figure 3 is used.…”
Section: Introductionmentioning
confidence: 99%
“…Moreover, 3D geometries are experimentally formed in a 5×5×5 array, and each qubit can interact with up to six adjacent qubits [33,41]. Moreover, an efficient method of producing 3D geometries, using quantum cellular automata and pulse driven quantum computer was introduced recently [42]. In this paper, the abstraction model of 3D technology shown in figure 3 is used.…”
Section: Introductionmentioning
confidence: 99%
“…With this logical expression for FA, the three‐layer FA was also designed [3, 4]. In addition, several FAs with different layouts have only been implemented with three‐input majority voters and inverters [5–13]. With the varieties of logical expressions for FAs, the circuits can also be designed with other logic units, for instance, five‐input majority voters [14–27], three‐input exclusive‐OR (TIEO) gate [28] and exclusive OR gates [29].…”
Section: Introductionmentioning
confidence: 99%